NDLI: Modular layout-friendly cell library design applied for subthreshold CMOS

Content Provider	IEEE Xplore Digital Library
Author	Bjerkedok, J.E. Vatanjou, A.A. Ytterdal, T. Aunet, S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. & Telecommun., Norwegian Univ. of Sci. & Technol., Trondheim, Norway (Vatanjou, A.A.; Ytterdal, T.; Aunet, S.) \|\| NTNU, Trondheim, Norway (Bjerkedok, J.E.)
Abstract	A new method for designing digital cell libraries is presented where basic building blocks for logic and memory may be built from identical stacks of transistors in series, only, simplifying the design. Simulations in subthreshold operation is included, suggesting that the method could in principle be used for any synchronous finite state machine. A standard 4 transistor implementation and an 8-transistor version using our suggested approach, having equal total areas, are compared using statistical simulations in 65 nm CMOS, taking local variations into account. The average standard deviations of circuit delays for the traditional NAND implementation were then less than half (44 %), when compared to the new 8 transistor implementation. Anyway, for the same sizing, the traditional NAND2 had about twice the total active area, about 37 % higher static power consumption, 127 % higher active power consumption and about 51 % higher energy per operation, according to simulations. The static power consumption was also about 33 % higher for the traditional NAND, compared to the suggested approach based on combining a couple of 4-transistor "slices". Combining identical "slices" of transistors enabling in principle a range of combinatorial and memory building blocks could greatly simplify library cell design, or subsets of cell libraries.
Starting Page	1
Ending Page	6
File Size	910032
Page Count	6
File Format	PDF
ISBN	9781479954421
DOI	10.1109/NORCHIP.2014.7004747
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-10-27
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand Layout Logic gates Libraries Delays Transistors Standards
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout

A 65 nm standard cell library for ultra low-power applications

Design of NCL gates with the ASCEnD flow

Analysis and comparison of XOR cell structures for low voltage circuit design

Aging-aware standard cell library design

Ultra low-power standard cell design using planar bulk CMOS in subthreshold operation

Design automation of transistor networks, a new challenge

Trends on EDA for low power

A new strategy for library-independent layout design

Modular layout-friendly cell library design applied for subthreshold CMOS

Similar Documents

Performance comparison of 5 subthreshold CMOS flip-flops under process-, voltage-, and temperature variations, based on netlists from layout

A 65 nm standard cell library for ultra low-power applications

Design of NCL gates with the ASCEnD flow

Analysis and comparison of XOR cell structures for low voltage circuit design

Aging-aware standard cell library design

Ultra low-power standard cell design using planar bulk CMOS in subthreshold operation

Design automation of transistor networks, a new challenge

Trends on EDA for low power

A new strategy for library-independent layout design

Modular layout-friendly cell library design applied for subthreshold CMOS