NDLI: An Advanced Timing Characterization Method Considering Global False Path

Content Provider	IEEE Xplore Digital Library
Author	Xiaoxiao Liu Guangsheng Ma Qiang Sun
Copyright Year	2006
Description	Author affiliation: Coll. of Comput. Sci. & Technol., Harbin Eng. Univ. (Xiaoxiao Liu; Guangsheng Ma; Qiang Sun)
Abstract	To address the problem of accurate timing characterization, in this paper, we take the mode dependent characterization approach further and apply the notion of the global false path, the functional delay analysis between modes to a previous timing analysis of circuits and propose a new timing characterization method. Our method is applied to ISCAS-85 benchmark circuits and an industrial IP block. Experimental results show that this method is able to generate timing models with very tight path delays that are guaranteed to give correct results, and the delays of the I/O paths between the control inputs and outputs can be calculated more accurately than the previous approaches, thereby significantly improving the accuracy of timing models
Sponsorship	STEMES/IMSCCS Conference, USA The University of Iowa, USA Zhejing Univ., China Harbin Eng. Univ., China
Starting Page	776
Ending Page	779
File Size	143941
Page Count	4
File Format	PDF
ISBN	0769525814
DOI	10.1109/IMSCCS.2006.177
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-06-20
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit optimization dependency Educational institutions Circuit delay timing analysis Sun Circuit analysis Delay false path Computer science Accuracy functional (mode) Timing Performance analysis Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An advanced timing characterization method using mode dependency (2001)

Hierarchical Timing Analysis Considering Global False Coupling Interaction

An advanced timing characterization method using mode dependency (2001)

Functional timing analysis for IP characterization

An advanced timing characterization method using mode dependency

Waiting false path analysis of sequential logic circuits for performance optimization

Global False Coupling Interaction-Aware Hierarchical Timing Analysis

Timing Optimization by Gate Resizing and Critical Path Identification

A false-path aware Formal Static Timing Analyzer considering simultaneous input transitions

An Advanced Timing Characterization Method Considering Global False Path

Similar Documents

An advanced timing characterization method using mode dependency (2001)

Hierarchical Timing Analysis Considering Global False Coupling Interaction

An advanced timing characterization method using mode dependency (2001)

Functional timing analysis for IP characterization

An advanced timing characterization method using mode dependency

Waiting false path analysis of sequential logic circuits for performance optimization

Global False Coupling Interaction-Aware Hierarchical Timing Analysis

Timing Optimization by Gate Resizing and Critical Path Identification

A false-path aware Formal Static Timing Analyzer considering simultaneous input transitions

An Advanced Timing Characterization Method Considering Global False Path