NDLI: Improve Model Checking Efficiency Using Specific Knowledge about the System

Please wait, while we are loading the content...

Second International Symposium on Leveraging Applications of Formal Methods, Verification and Validation (isola 2006)

Table of contents

Triumphs and Challenges for Model-Oriented Formal Methods: The $VDM^{++}$ Experience (Abstract)

Formal Security Analysis in Industry, at the Example of Electronic Distribution of Aircraft Software (EDS)

Certificates of Resource Usage on Mobile Telephones

Program Safety via Programmer Safety

The AUTOSAR Timing Model Status and Challenges

Analysis Techniques for Service Models

Software Assurance Research Infusion: The NASA Experience

Verifying LTL Properties on Hierarchical Systems: Application to Aircraft Autopilot

Formal Modelling of Avionics Systems. An Approach Based on Category Theory and the EXPRESS Modelling Language

Reasoning about Airport Security Regulations Using the Focal Environment

Concurrent Testing of Java Components Using Java PathFinder

The UniTESK Approach to Specification-Based Validation of Hardware Designs

Combining Logic and Algebraic Techniques for Program Verification in Theorema

Automatic Test Generation for Model-Based Code Generators

Retrenching the Purse: Hashing Injective CLEAR Codes, and Security Properties

Formal Modelling of Dynamic Coalitions, with an Application in Chemical Engineering

CARVER: A Slicing Tool for Communicating Automata Specifications

Model-Based Development of Fault-Tolerant Embedded Software

A Formal Specification of a Programming Language: Design of Pit

Intransitive Noninterference in Dependence Graphs

Formally Proved Anti-tearing Properties of Embedded C Code

Kiasan: A Verification and Test-Case Generation Framework for Java Based on Symbolic Execution

Extending Source Code Generators for Evidence-Based Software Certification

Application of Bioinformatics in the Design of Gene Expression Microarrays

A Novel Method for Obtaining Real Time Control Strategy Using GA for Dynamical Systems Subjected to External Arbitrary Excitations

Real-Coded Quantum Inspired Evolution Algorithm Applied to Engineering Optimization Problems

Safety and Dependability Analysis of Self-Adaptive Systems

Organic Computing Addressing Complexity by Controlled Self-Organization

Real-Time Property Verification in Organic Computing Systems

Recognizing Traffic Jams with Hovering Data Clouds

Cost-Efficient Worst-Case Execution Time Analysis in Industrial Practice

Static WCET Analysis of Real-Time Task-Oriented Code in Vehicle Control Systems

Towards an Integration of Low-Level Timing Analysis and Model-Based Code Generation

Challenges of Timing Verification Tools in the Automotive Domain

The Worst Case Execution Time Tool Challenge 2006

The Worst Case Execution Time Tool Challenge 2006: The External Test

Model Checking Techniques for the Performance Analysis of Delay Tolerant Networks with On-off Behavior

Model Checking Medium Access Control for Sensor Networks

Formal Techniques for the Analysis of Wireless Networks

Modeling of Sensor Networks Using XRM

Towards a Trusted Compiler for a Query Language for Wireless Sensor Networks.

A Space and Time Requirements Logic for Sensor Networks

Probabilistic Model Checking of Contention Resolution in the IEEE 802.15.4 Low-Rate Wireless Personal Area Network Protocol

Formal Executable Models of Cell Signaling Primitives

Biological LC/MS Preprocessing and Analysis with jABC, jETI and xcms

Foundations for Web Services Orchestrations: Functional and QoS Aspects, Jointly

Service Based Enabling Service Availability in the MaTRICS: A Model-Driven Approach

Web Services for the Integration of XML-Based Content into Learning Platforms: A Three-level Model

Semi-automated Workflow Synthesis

Context Awareness Systems Design and Reasoning

REDLIB for the Formal Verification of Embedded Systems

Synthesis and Traceability of Scenario-Based Executable Models

Towards a Framework for Scalable Model Checking of Concurrent C Programs

Patterns with Algebraic Properties in BPEL0

Harnessing Theories for Tool Support

Connecting Algebraic and Logical Descriptions of Concurrent Systems

Improve Model Checking Efficiency Using Specific Knowledge about the System

An SDL Implementation of the UMTS Radio Resource Control Protocol Oriented to Conformance Testing

The FMICS-jETI Platform: Status and Perspectives

Verification in the Large via Symbolic Approximation

Implementing Influence Analysis Using Parameterised Boolean Equation Systems

Formal Verification of Consistency in Model-Driven Development of Distributed Communicating Systems and Communication Protocols

Comparative Analysis of Tools for Automated Software Re-engineering Purposes

A Formal Behavioral Semantics for TestML

An Automated Approach for Writing Alloy Specifications Using Instances

Noise Makers Need to Know Where to be Silent Producing Schedules That Find Bugs

[mc]square: A Model Checker for Microcontroller Code

Improve Model Checking Efficiency Using Specific Knowledge about the System

Content Provider	IEEE Xplore Digital Library
Author	Zhao Jianhua Lei Bin Li Xuandong Zheng Guoliang
Copyright Year	2006
Description	Author affiliation: Nanjing Univ., Nanjing (Zhao Jianhua; Lei Bin; Li Xuandong; Zheng Guoliang)
Abstract	In this paper, we present a timed automaton reachability analysis algorithm which can use some other properties to improve the model checking efficiency. If the model checker aborts because of memory or CPU time limitation when checking a property P, the users can still use a set of auxiliary properties $P_{1},$ $P_{2},...,$ $P_{n}$ about the system to reduce the space and time requirement. People can verify these auxiliary properties by either model checking or other methods like theorem proving. This algorithm gives the users a way to reduce the space and time requirement of model checking using their knowledge about the system under check.
Starting Page	392
Ending Page	396
File Size	370048
Page Count	5
File Format	PDF
ISBN	9780769530710
DOI	10.1109/ISoLA.2006.28
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-15
Publisher Place	Cyprus
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Automata Explosions State-space methods Space exploration Central Processing Unit Application software Power system modeling Reachability analysis Clocks
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in