NDLI: Fuzzy Logic Speed Control of D.C. Motors Fed by Single-Ended Primary Inductance Converters (SEPIC)

Content Provider	IEEE Xplore Digital Library
Author	Ahmed, M.M.R. Putrus, G.A.
Copyright Year	2006
Description	Author affiliation: Helwan Univ., Cairo (Ahmed, M.M.R.)
Abstract	The paper presents a closed loop speed control of a separately excited D.C. motor. The D.C. motor is fed from an A.C. supply through a cascade combination of a diode bridge rectifier and a single-ended primary inductance converter (SEPIC). This converter offers both step-up and step-down characteristics of the motor terminal voltage as well as an approximately sinusoidal supply current with an improved power factor. A high performance is achieved with a simple control circuit having only one switch for the converter. A fuzzy logic speed controller is used to deal with system nonlinearity and parameters change. A wide range of speed and load control tests showed satisfactory performance of the proposed controller. The system is modelled by using its nonlinear differential equations for different modes of operation. An experimental laboratory model is implemented and the controller is investigated using a digital signal processing board (DSP 1102). Experimental results are given to verify the simulation results and demonstrate the effectiveness of the controller. The results confirm the relevance of the proposed configuration as a useful rectifier that achieves D.C. motor speed control with sinusoidal supply current and high power factor.
Starting Page	343
Ending Page	347
File Size	2197730
Page Count	5
File Format	PDF
ISBN	9781861353429
DOI	10.1109/UPEC.2006.367772
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-09-06
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	UPEC
Subject Keyword	Fuzzy logic Inductance Reactive power Induction motors Velocity control Rectifiers Switches Digital signal processing Current supplies Diodes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in