NDLI: Efficient data management on 3D stacked memory for big data applications

Content Provider	IEEE Xplore Digital Library
Author	Cheng Qian Libo Huang Peng Xie Nong Xiao Zhiying Wang
Copyright Year	2015
Description	Author affiliation: State Key liboratory of High Peformance Comput., Nat. Univ. of Defense Technol., Changsha, China (Cheng Qian; Libo Huang; Peng Xie; Nong Xiao; Zhiying Wang)
Abstract	Big data processing has been an increasingly important field which has attracted a lot of attention from academia and industry. However, it worsens the memory wall problem for processor design, which means a large performance gap between processor computation and memory access. The 3D stacked memory structure has been put forward as a promising method to relieve this problem. As non-volatile memory(NVM) become available and common nowadays, they can be fused into the 3D memory structure to provide a fast and large memory. DRAM + NVM have been designed as a novel, faster and larger memory structure. Flash is the maturest NVM material currently so that flash takes the role of NVM in our experiment. However, as DRAM has totally different characteristics from Flash, such combined structure shows bad support for big data applications. Thus, efficient data manage strategies are greatly needed. We implemented two data manage strategies(granularity strategy (GS) and Read/Write partition strategy (RWPS)) to improve performance. Our experiment results are very positive. When using 64 channels, GS can improve performance by 11.3%, and the RWPS can improve performance by 20.4%. Combined the two strategies together, the performance can be increased by 26.1%. In addition, for RWPS, it can obviously increase the write performance by 29.8% because of its novel design.
Starting Page	84
Ending Page	89
File Size	259024
Page Count	6
File Format	PDF
e-ISBN	9781467399944
DOI	10.1109/IDT.2015.7396741
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-14
Publisher Place	Jordan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Three-dimensional displays Nonvolatile memory Random access memory Ash Bandwidth Data Management Big Data 3D Stacked Big data Delays Non-Volatile Optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

3D integration for power-efficient computing

NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads

High performance 3D stacked DRAM processor architectures with micro-fluidic cooling

Hybrid stacked memory architecture for energy efficient embedded chip-multiprocessors based on compiler directed approach

Ferroelectric deep trench capacitors based on Al:HfO2 for 3D nonvolatile memory applications

A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications

Energy efficient 3D Hybrid processor-memory architecture for the dark silicon age

3D integration for energy efficient system design

Online Scheduling of Applications on 3D Stacked Large Chip Multiprocessor

Efficient data management on 3D stacked memory for big data applications

Similar Documents

3D integration for power-efficient computing

NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads

High performance 3D stacked DRAM processor architectures with micro-fluidic cooling

Hybrid stacked memory architecture for energy efficient embedded chip-multiprocessors based on compiler directed approach

Ferroelectric deep trench capacitors based on Al:HfO2 for 3D nonvolatile memory applications

A low store energy, low VDDmin, nonvolatile 8T2R SRAM with 3D stacked RRAM devices for low power mobile applications

Energy efficient 3D Hybrid processor-memory architecture for the dark silicon age

3D integration for energy efficient system design

Online Scheduling of Applications on 3D Stacked Large Chip Multiprocessor

Efficient data management on 3D stacked memory for big data applications