NDLI: Analysis of Laser-Based Attack Effects on a Synchronous Circuit

Content Provider	IEEE Xplore Digital Library
Author	Maingot, V. Leveugle, R.
Copyright Year	2007
Description	Author affiliation: CNRS, Grenoble INP, UJF, Grenoble (Maingot, V.; Leveugle, R.)
Abstract	Circuits used in security-related applications must be robust against various types of attacks. One recent and powerful threat is based on the perturbation of the circuit during the application execution. Lasers are the most efficient and precise equipment allowing a hacker to perform such fault-based attacks. Implemented protections are on-line detection mechanisms, often based on error detecting codes to achieve low overheads. Parity-based schemes have in particular been proposed as protections for cryptographic functions, but very few data are available in the open literature about the actual efficiency of such schemes. This paper provides such data, obtained during laser-based attacks on three versions of a synchronous circuit. It is shown that a classical protection technique can leave open doors to an attacker, and that multiple faults must be taken into account when designing the protections. Several other aspects of the effects induced by the laser are discussed in details.
Starting Page	99
Ending Page	104
File Size	3558292
Page Count	6
File Format	PDF
ISBN	9781424418244
DOI	10.1109/IDT.2007.4437438
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-16
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer hacking Laboratories Information security Integrated circuit interconnections Robustness Energy states Circuit faults Cryptography Protection Laser beam cutting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Experimental Evaluation of Protections Against Laser-induced Faults and Consequences on Fault Modeling

On the Use of Information Redundancy When Designing Secure Chips

GALS at ETH Zurich: success or failure?

Asynchronous circuits sensitivity to fault injection

Noncontact Testing of Interconnections in Film Integrated Circuits using an Electron Beam

Security fusion based on state machine compositions

Early Analysis of Fault-based Attack Effects in Secure Circuits

Laser interconnections on silicon

Security constraints in integrated circuits

Analysis of Laser-Based Attack Effects on a Synchronous Circuit

Similar Documents

Experimental Evaluation of Protections Against Laser-induced Faults and Consequences on Fault Modeling

On the Use of Information Redundancy When Designing Secure Chips

GALS at ETH Zurich: success or failure?

Asynchronous circuits sensitivity to fault injection

Noncontact Testing of Interconnections in Film Integrated Circuits using an Electron Beam

Security fusion based on state machine compositions

Early Analysis of Fault-based Attack Effects in Secure Circuits

Laser interconnections on silicon

Security constraints in integrated circuits

Analysis of Laser-Based Attack Effects on a Synchronous Circuit