NDLI: A Methodology for Clock Benchmarking

Content Provider	IEEE Xplore Digital Library
Author	Ridoux, J. Veitch, D.
Copyright Year	2007
Description	Author affiliation: Univ. of Melbourne, Melbourne (Ridoux, J.; Veitch, D.)
Abstract	Accurate timestamping is a basic need in traffic monitoring as well as distributed computing in the broad sense, and is destined to become increasingly important as network latency becomes a hard barrier to improved performance across networks. Software clocks need to be improved to meet this challenge, however evaluating their performance is non trivial, as they are imbedded inside computing systems. We present a methodology for clock validation which allows many of the difficult problems to be resolved. Our method involves a combination of external and internal validation strategies, and makes use of GPS synchronized DAG cards and system clocks. We illustrate in detail how it may be applied using real data collected from 3 clocks implemented in UNIX PCs.
Starting Page	1
Ending Page	10
File Size	4801705
Page Count	10
File Format	PDF
ISBN	9781424407385
DOI	10.1109/TRIDENTCOM.2007.4444689
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Telecommunication traffic Software performance Computer errors Synchronization Distributed computing Delay Monitoring Clocks Testing Global Positioning System
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reduction of Messages Unnecessarily Ordered in Scalable Group Communication

Extending IEEE 1588 to fault tolerant clock synchronization

Verifying the performance of transparent clocks in PTP systems

Almost Peer-to-Peer Clock Synchronization

A test of precision GPS clock synchronization

Clock Synchronization with Bounded Global and Local Skew

Hybrid Clock-Based Synchronization in a Scalable Heterogeneous Group

Clock synchronization protocol for distributed satellite networks

Estimating one-way delays from cyclic-path delay measurements

A Methodology for Clock Benchmarking

Similar Documents

Reduction of Messages Unnecessarily Ordered in Scalable Group Communication

Extending IEEE 1588 to fault tolerant clock synchronization

Verifying the performance of transparent clocks in PTP systems

Almost Peer-to-Peer Clock Synchronization

A test of precision GPS clock synchronization

Clock Synchronization with Bounded Global and Local Skew

Hybrid Clock-Based Synchronization in a Scalable Heterogeneous Group

Clock synchronization protocol for distributed satellite networks

Estimating one-way delays from cyclic-path delay measurements

A Methodology for Clock Benchmarking