NDLI: A numerical model of an inter-strata liquid cooling solution for a 3D IC architecture

Content Provider	IEEE Xplore Digital Library
Author	Kearney, D.
Copyright Year	2010
Description	Author affiliation: CEA, LETI-Minatec, 17 Avenue des Martyrs, 38054, Grenoble, France (Kearney, D.)
Abstract	The advancement of contemporary three dimensional integrated circuit (3D IC) technologies offers a promising solution for the insatiable demand of the consumer electronics market. The increased complexity of 3D IC design permits the execution of multiple applications at greater speeds whilst remaining within the design constraints of energy consumption, yield and time-to-market. However, the increased computing performance and compact size may introduce a thermal barrier inhibiting performance, particularly in the case where multiple logic dies are stacked and co-aligned hot spots are induced. To mitigate this thermal barrier a novel integrated active thermal solution is investigated in this paper whose purpose is to alleviate hot spots in a contemporary two-die 3D IC architecture. The solution employs a series of integrated microchannels, interconnected through each stratum by through silicon fluidic vias (TSFVs), and permits the transfer of heat, via a coolant, from hot to cold zones. This microfluidic system is driven by an integrated AC electrokinetic pump embedded in the channel walls. Recent advancements in electrokinetic micropump technology have allowed greater increases in fluid velocity (mm/s) while operating within the voltage constraints of a 3D IC. Numerically qualitative and quantitative temperature distributions are presented for a contemporary in-house 3D IC chip both with and without microchannels for a local hot spot on the active layer of each silicon chip. Local co-aligned hot spot fluxes are investigated in the range 10W/cm²≤q"≤1000W/cm². The internal 1D thermal profile is presented for each silicon die in the chip interface where temperature reduction of up to 20% is observed.
Starting Page	1
Ending Page	6
File Size	802332
Page Count	6
File Format	PDF
ISBN	9781424484539
e-ISBN	9782355000126
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-06
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	EDA Publishing
Subject Keyword	Cooling Heating Microchannel liquid cooling 3D IC Three dimensional displays Silicon electrokinetic Thermal modeling micropump Integrated circuit modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling

A linear-time approach for the transient thermal simulation of liquid-cooled 3D ICs

Thermal-aware design of 3D ICs with inter-tier liquid cooling

System-level thermal-aware design of 3D multiprocessors with inter-tier liquid cooling

Full-chip thermal analysis of 3D ICs with liquid cooling by GPU-accelerated GMRES method

A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC

Explicit transient thermal simulation of liquid-cooled 3D ICs

Modeling and dynamic management of 3D multicore systems with liquid cooling

A thermal estimation model for 3D IC using liquid cooled microchannels and thermal TSVs

A numerical model of an inter-strata liquid cooling solution for a 3D IC architecture

Similar Documents

3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling

A linear-time approach for the transient thermal simulation of liquid-cooled 3D ICs

Thermal-aware design of 3D ICs with inter-tier liquid cooling

System-level thermal-aware design of 3D multiprocessors with inter-tier liquid cooling

Full-chip thermal analysis of 3D ICs with liquid cooling by GPU-accelerated GMRES method

A novel circuit model for multiple Through Silicon Vias (TSVs) in 3D IC

Explicit transient thermal simulation of liquid-cooled 3D ICs

Modeling and dynamic management of 3D multicore systems with liquid cooling

A thermal estimation model for 3D IC using liquid cooled microchannels and thermal TSVs

A numerical model of an inter-strata liquid cooling solution for a 3D IC architecture