Content Provider	IEEE Xplore Digital Library
Author	Abdalla, DiaaEldin M. Zaki, Ahmad M. Bahaa-Eldin, Ayman M.
Copyright Year	2014
Description	Author affiliation: Ain Shams University, Cairo, Egypt (Abdalla, DiaaEldin M.; Zaki, Ahmad M.; Bahaa-Eldin, Ayman M.)
Abstract	Several computing systems that use decimal number calculations suffer from the accumulation and propagation of errors. Decimal numbers are represented using specific length floating point formats and hence there will always be a truncation of extra fraction bits causing errors. Several solutions had been proposed for such a problem. Among those accurate calculation systems was the usage of vectors of floating point numbers to represent decimal values with very large accuracy, known as Multi-Number System (MN). Unfortunately, MN calculations are time consuming and are not suitable for real time applications. Several attempts for special architectures had been proposed to speed up those calculations. In this work, the Single Instruction Multiple Data (SIMD) paradigm found in modern CPUs is exploited to accelerate the MN calculations. The basic arithmetic operation algorithms had been modified to utilize the SIMD architecture and a new Square representation of operands had been proposed, this representation was introduced because the MN operations are sequential and iterative, and thus we can't apply the SIMD parallel instructions directly. The proposed architecture has an execution time that is 35% of the original MN execution time for the division, which is the most time consuming operation while preserving the same accuracy.
Starting Page	225
Ending Page	230
File Size	714115
Page Count	6
File Format	PDF
e-ISBN	9781479965946
DOI	10.1109/ICCES.2014.7030962
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-22
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Manganese
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Similar Documents

Accurate floating-point operation using controlled floating-point precision

A new architecture for accurate dot product of floating point numbers

Vectorization of Multibyte Floating Point Data Formats

Co-synthesis of FPGA-based application-specific floating point simd accelerators

Symbolic crosschecking of floating-point and SIMD code

Multiple precision floating point arithmetic on SIMD processors

Floating point only SIMD instruction set architecture including compare, select, Boolean, and alignment operations

Floating point computation in SIMD massively parallel computers

Design of a Quadruple Precision Floating-Point Fused Multiply-Add Unit Based on 4-Way SIMD Device

Acceleration of accurate floating point operations using SIMD