NDLI: Performance evaluation of a high throughput crypto coprocessor using VHDL

Content Provider	IEEE Xplore Digital Library
Author	Soliman, M.I. Abozaid, G.Y.
Copyright Year	2010
Description	Author affiliation: Computers & Systems Section, Electrical Engineering Dept., Aswan Faculty of Engineering, South Valley University, Aswan 81542, Egypt (Abozaid, G.Y.) \|\| Computers & Systems Section, Electrical Engineering Dept, Aswan Faculty of Engineering, South Valley University, Aswan 81542, Egypt (Soliman, M.I.)
Abstract	FastCrypto is a general-purpose processor extended with a crypto coprocessor for high throughput encrypting/decrypting data. This paper studies the trade-offs between our proposed FastCrypto performance and its design parameters, including the number of stages per round, the number of parallel AES pipelines, and the size of the queues. Besides, it shows the effect of memory latency on the FastCrypto performance. A throughput of 222 Giga bits per second (Gb/s) at 444 MHz can be achieved on four parallel AES pipelines. To reduce the power consumption, the frequency of the parallel AES pipelines is reduced to 100 MHz while the other components are running at 400 MHz. Our results show a FastCrypto performance of 61.725 bits per clock cycle (b/cc) when 128-bit single port L2 cache memory is used. However, increasing the memory bus width to 256-bit or using 128-bit dual port memory, improves the performance to 112.5 b/cc (45 Gb/s at 400 MHz), which presents 88% of the ideal performance (128 b/cc).
Starting Page	231
Ending Page	237
File Size	157950
Page Count	7
File Format	PDF
ISBN	9781424470402
e-ISBN	9781424470426
DOI	10.1109/ICCES.2010.5674859
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-30
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	VHDL Pipelines Parallel processing Throughput cryptography Registers Cryptography AES pipeline high throughput encryption/decryption parallel processing Coprocessors Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Celerity Hardware Implementation of the AES with Data Parallel and Pipelining Architecture inside the Round Function

Enhance hardware security using FIFO in pipelines

Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm

Architectural design features of a programmable high throughput AES coprocessor

High performance hardware implementation of AES using minimal resources

Using a pipelined S-box in compact AES hardware implementations

A fast cryptography pipelined hardware developed in FPGA with VHDL

Shared cryptography accelerator for multicores to maximize resource utilization

AES crypto chip utilizing high-speed parallel pipelined architecture

Performance evaluation of a high throughput crypto coprocessor using VHDL

Similar Documents

Celerity Hardware Implementation of the AES with Data Parallel and Pipelining Architecture inside the Round Function

Enhance hardware security using FIFO in pipelines

Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm

Architectural design features of a programmable high throughput AES coprocessor

High performance hardware implementation of AES using minimal resources

Using a pipelined S-box in compact AES hardware implementations

A fast cryptography pipelined hardware developed in FPGA with VHDL

Shared cryptography accelerator for multicores to maximize resource utilization

AES crypto chip utilizing high-speed parallel pipelined architecture

Performance evaluation of a high throughput crypto coprocessor using VHDL