NDLI: A comparison of computing architectures for ultrasonic signal processing

Content Provider	IEEE Xplore Digital Library
Author	Hernandez, A. Urena, J. Mazo, M. Jimenez, A. Garcia, J.J. Marziani, C. Ochoa, A. Villadangos, J.M. Jimenez, J.A. Alvarez, F.J.
Copyright Year	2005
Description	Author affiliation: Dept. of Electron., Alcala Univ., Madrid, Spain (Hernandez, A.; Urena, J.; Mazo, M.; Jimenez, A.; Garcia, J.J.; Marziani, C.; Ochoa, A.; Villadangos, J.M.; Jimenez, J.A.)
Abstract	The design of advanced sonar modules implies the use of more and more complex processing algorithms, in order to obtain as much information as possible from the environment. The use of simultaneous emission and reception techniques in certain transducers, that form an ultrasonic sensorial module, allows to increase the benefits and the performance of this type of systems. These developments make possible to obtain more information for every ultrasonic emission, diminishing the scanning time and improving the interpretation and usefulness of the obtained results. These techniques are usually based on the encoding of the ultrasonic emission, so the received signals can be correlated in order to search For possible echoes. As a consequence, the computational complexity necessary to carry out the implementation of the new algorithms increases considerably. The analysis of possible computing platforms for the real-time processing of the new algorithms becomes a task of great importance. In this work, some computing architectures are analysed and compared, in order to determine which scheme is most suitable for the ultrasonic signal processing.
Starting Page	38
Ending Page	40
File Size	1234055
Page Count	3
File Format	PDF
ISBN	078039030X
e-ISBN	0780390318
DOI	10.1109/WISP.2005.1531629
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-01
Publisher Place	Portugal
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Process design Ultrasonic transducers Signal processing algorithms Sonar Computer architecture Signal processing Encoding Computational complexity Signal analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A design of onboard multi-channel sonar signal processing system for autonomous mobile robots

Novel application-specific signal processing architectures for wideband CDMA and TDMA applications

Uniform design of parallel programs for DSP

Ultrasonic Sensory System for Mobile Robots and Autonomous Vehicles

Design of high-speed parallel arithmetic algorithms and architectures

Time complexity modeling and comparison of parallel architectures for Fourier transform oriented algorithms

An approach for quantitative analysis of application-specific dataflow architectures

A high throughput systolic design for QR algorithm

A decoupled access/execute processor for matrix algorithms: architecture and programming

A comparison of computing architectures for ultrasonic signal processing

Similar Documents

A design of onboard multi-channel sonar signal processing system for autonomous mobile robots

Novel application-specific signal processing architectures for wideband CDMA and TDMA applications

Uniform design of parallel programs for DSP

Ultrasonic Sensory System for Mobile Robots and Autonomous Vehicles

Design of high-speed parallel arithmetic algorithms and architectures

Time complexity modeling and comparison of parallel architectures for Fourier transform oriented algorithms

An approach for quantitative analysis of application-specific dataflow architectures

A high throughput systolic design for QR algorithm

A decoupled access/execute processor for matrix algorithms: architecture and programming

A comparison of computing architectures for ultrasonic signal processing