NDLI: Design for PLL of Maintenance System in Satellites

Content Provider	IEEE Xplore Digital Library
Author	Miao, Miao Zhou, Wei Li, Zhiqi Zhang, Xueping Xuan, Zongqiang
Copyright Year	2015
Abstract	Satellite navigation and positioning system has much to do with the fields such as life, scientific research and military industry. In order to ensure long-term and reliable working onboard, the redundancy design with more atomic clocks has been adopted. When the chief clock doesn't operate properly, a swtich from the chief clock to one warm spare clock will smoothly take place to ensure the stable output. Due to the switching between the atomic clocks, phase and frequency hopping is bound to existing, so the switching signal must keep steady through PLL (phase locked loop). The traditional analog narrow-band integrator has complex composition, thermal drift. The ideal bandwidth is about 10~100mHz, within that the analog narrow-band PLL needs 10 minutes to lock. The frequency hopping may lead to the PLL unlocked. The paper adopts digital-PLL. It has little drift and ad-justing the loop bandwidth by feedback to lock fastly and reduce greatly the phase noise of the output. In this paper, the two tuning voltage mode with 24 bit resolution realizes frequency locking precision to the small coefficients of 10-12 order.
Starting Page	274
Ending Page	277
File Size	349969
Page Count	4
File Format	PDF
e-ISBN	9781509001880
DOI	10.1109/IIH-MSP.2015.47
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-23
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	PLL Voltage-controlled oscillators mixing Detectors Bandwidth atomic clock phase discriminator Phase locked loops Digital filters Frequency control Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in