NDLI: Some techniques for low-voltage continuous-time analog circuit operation

Content Provider	IEEE Xplore Digital Library
Author	Ramirez-Angulo, J. Gonzalez-Carvajal, R. Lopez-Martin, A. Torralba, A.
Copyright Year	2004
Description	Author affiliation: New Mexico State Univ., Las Cruces, NM, USA (Ramirez-Angulo, J.)
Abstract	The drastic reduction in the supply voltages of CMOS VLSI systems driven by technological as well as power reduction constraints has forced analog designers to divert from conventional analog circuit architectures. These become nonfunctional in a reduced supply environment. New techniques for low voltage, high performance operation of analog CMOS circuits are required for the new generations of deep submicrometer fine line CMOS technologies. In this presentation a family of high performance low-voltage analog CMOS circuits is introduced. These circuits are based on the utilization of static, dynamic and switched floating voltage sources, on floating and quasi-floating gate transistors and on a new versatile cell denoted flipped voltage follower. These circuits operate in all cases with a single supply voltage close to a transistor's threshold voltage. Among the circuits discussed in this presentation we include: class AB op-amps, rectifiers, filters, linear transconductors, analog multipliers, oscillators, D-to-A and A-to-D converters, etc.
Sponsorship	Dallas Chapter/IEEE CAS IEEE Circuits and Syst. Soc
Starting Page	87
Ending Page	112
File Size	624504
Page Count	26
File Format	PDF
ISBN	0780387139
DOI	10.1109/DCAS.2004.1360439
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-09-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Operational amplifiers Very-large-scale integration CMOS analog integrated circuits Digital-analog conversion Power amplifiers Integrated circuit design Voltage controlled oscillators Analog-digital conversion Multiplying circuits Analog integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Some techniques for low-voltage continuous-time analog circuit operation

SLAM: a smart analog module layout generator for mixed analog-digital VLSI design

Techniques for very low-voltage operation of continuous-time analog CMOS circuits

Low-Voltage, High-Performance Current Mirror Circuit Techniques

CMOS amplifier design with enhanced slew rate and power supply rejection

CMOS-based VLSI design of a specific integrated circuit (ASIC) sensor interface IC chip (non-reviewed)

CMOS amplifiers incorporating a novel slew rate enhancement technique

Submicron CMOS transient test structure for low power VLSI

The art of analog circuit design in a digital VLSI world

Some techniques for low-voltage continuous-time analog circuit operation

Similar Documents

Some techniques for low-voltage continuous-time analog circuit operation

SLAM: a smart analog module layout generator for mixed analog-digital VLSI design

Techniques for very low-voltage operation of continuous-time analog CMOS circuits

Low-Voltage, High-Performance Current Mirror Circuit Techniques

CMOS amplifier design with enhanced slew rate and power supply rejection

CMOS-based VLSI design of a specific integrated circuit (ASIC) sensor interface IC chip (non-reviewed)

CMOS amplifiers incorporating a novel slew rate enhancement technique

Submicron CMOS transient test structure for low power VLSI

The art of analog circuit design in a digital VLSI world

Some techniques for low-voltage continuous-time analog circuit operation