NDLI: The impact and correction of timing error, frequency offset and phase noise in IEEE 802.11a and ETSI HiperLAN/2

Content Provider	IEEE Xplore Digital Library
Author	Abdul Aziz, M.K. Nix, A.R. Fletcher, P.N.
Copyright Year	2002
Description	Author affiliation: Centre for Commun. Res., Bristol Univ., UK (Abdul Aziz, M.K.; Nix, A.R.; Fletcher, P.N.)
Abstract	The aim of this paper is to discuss and explore the impact of practical impairments such as timing error, frequency offset and phase noise on the physical layer performance of IEEE 802.11a and ETSI HiperLAN/2. Standard compliant correction techniques are identified or developed to exploit the allocated preambles and pilot symbols embedded in these standards. The paper includes physical layer performance results in the presence of each form of degradation. These results are presented in terms of packet error rate and bit error rate versus signal to noise ratio for IEEE/ETSI standard indoor channel models of A and E. The performance gain of the corrected receiver is then compared to that of an unaided device. Results indicate that an acceptable level of performance can be achieved over the full range of practical impairments given careful receiver design.
Starting Page	214
Ending Page	218
File Size	638664
Page Count	5
File Format	PDF
ISBN	0780374843
DOI	10.1109/VTC.2002.1002695
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-05-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Error correction Frequency Phase noise Telecommunication standards Physical layer Standards development Degradation Error analysis Bit error rate
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in