NDLI: Measurement of the array-antenna directional pattern and bit error rate of a space-time equalizer

Content Provider	IEEE Xplore Digital Library
Author	Toda, T. Aihara, Y. Kamio, Y.
Copyright Year	2001
Description	Author affiliation: YRP Mobile Telecommun. Key Technol. Research. Laboratories. Co., Ltd., Yokosuka, Japan (Toda, T.)
Abstract	Array-antenna directional patterns of a pair of constrained array processors used in a space-time (ST) equalizer and the bit error rate (BER) of the ST equalizer were measured in an anechoic chamber. One of the constrained array processors constrains the direct path and the other constrains the one-symbol delayed path. The one-symbol-spaced two-taps-Viterbi-equalizer was used in the ST equalizer for obtaining path diversity from the direct and one-symbol-delayed paths. The measurements were conducted in static multipath environments where the direct path, one-symbol, and two-symbol delayed paths with critical angles of arrival (AOA) were generated. The array-antenna directional patterns and BER of a non-constrained array-processor were also measured and compared with those of the ST equalizer. The center of the carrier frequency was 3.35 GHz and the 99%-occupied power bandwidth was 2.7 MHz. The measured results indicate that the pair of the array-antenna directional patterns of the pair of the constrained array processors provides large gains in the directions of both direct and one-symbol-delayed path. The ST equalizer thus has significantly lower BER than the non-constrained array processor. However, degradation of null-forming in the direction of the interference occurred because of the transmitted signal bandwidth.
Starting Page	194
Ending Page	198
File Size	383052
Page Count	5
File Format	PDF
ISBN	0780367286
ISSN	10903038
DOI	10.1109/VETECS.2001.944830
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-06
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bit error rate Equalizers Antenna measurements Interference constraints Delay Antenna arrays Frequency Bandwidth Maximum likelihood estimation Directive antennas
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in