NDLI: A low voltage to high voltage level shifter circuit for MEMS application

Content Provider	IEEE Xplore Digital Library
Author	Pan, D. Li, H.W. Wilamowski, B.M.
Copyright Year	2003
Description	Author affiliation: Micron Technol. Inc., Boise, ID, USA (Pan, D.)
Abstract	High voltage (>15 V) drivers are integrated into the VLSI chip for MEMS application with the development of SOC technology. The pre-driver circuit, which generates the pull-up and pull-down signal, is mainly a voltage level shifter circuit. It converts the low voltage control signal to high voltage control signal. Conventional voltage level shifter circuit using high voltage NMOS and high voltage PMOS operates well on 0.8 /spl mu/m process. However, with the continuous process shrinking, conventional voltage level shifter circuit is not suitable for high voltage power supply due to the reduced breakdown voltage of the high voltage devices. Although stacked high voltage devices can be applied to solve this issue, the circuit will have DC leakage current and the internal high voltage swing problem. This paper describes a new low voltage to high voltage converter circuit. By using all the low voltage devices, the DC leakage current and the high voltage swing node have been eliminated. This circuit is fabricated in 0.35 SOI process. Both simulation and test results validate its operations for controlling high voltage drivers.
Sponsorship	IEEE Electron Devices Soc. Micron Found. IEEE EDS Boise Chapter Boise State Univ
Starting Page	128
Ending Page	131
File Size	246305
Page Count	4
File Format	PDF
ISBN	0780379721
ISSN	07496877
DOI	10.1109/UGIM.2003.1225712
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Low voltage Micromechanical devices Voltage control Breakdown voltage Driver circuits Leakage current Very large scale integration Integrated circuit technology Signal generators MOS devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An ultra-low-power CMOS on-chip interconnect architecture

A High speed, Low Voltage to High Voltage Level Shifter in Standard 1.2V 0.13μm CMOS

Analysis of low power reduction in voltage level shifter

Implications of ultra low-voltage devices on design techniques for controlling leakage in NanoCMOS circuits

Low-Power Circuit Techniques for High-Speed ECL SRAMs

BI(C)MOS Dream or Nightmare?

Advances in Power and High Voltage Integrated Circuits

Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration

Application of a statistical design methodology to low voltage analog MOS integrated circuits

A low voltage to high voltage level shifter circuit for MEMS application

Similar Documents

An ultra-low-power CMOS on-chip interconnect architecture

A High speed, Low Voltage to High Voltage Level Shifter in Standard 1.2V 0.13μm CMOS

Analysis of low power reduction in voltage level shifter

Implications of ultra low-voltage devices on design techniques for controlling leakage in NanoCMOS circuits

Low-Power Circuit Techniques for High-Speed ECL SRAMs

BI(C)MOS Dream or Nightmare?

Advances in Power and High Voltage Integrated Circuits

Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration

Application of a statistical design methodology to low voltage analog MOS integrated circuits

A low voltage to high voltage level shifter circuit for MEMS application