NDLI: Incorporating pattern prediction technique for energy efficient filter cache design

Content Provider	IEEE Xplore Digital Library
Author	Vivekanandarajah, Kugan Srikanthan, Thambipillai Saurav Bhattacharya Prasanna Venkatesh Kannan
Copyright Year	2003
Description	Author affiliation: Centre for High Performance Embedded Syst., Nanyang Technol. Univ., Singapore (Kugan Vivekanandarajah; Thambipillai Srikanthan; Saurav Bhattacharya)
Abstract	A filter cache is proposed at a higher level than the L1 (main) cache in the memory hierarchy and is much smaller. The typical size of filter cache is of the order of 256 Bytes. Prediction algorithms popularly based upon the Next Fetch Prediction Table (NFPT) help making the choice between the filter cache and the main cache. In this paper we introduce a new prediction mechanism for predicting filter cache access, which relies on the hit or miss pattern of the instruction access stream over the past filter cache lines accesses. While NFPT makes predominantly incorrect hit-predictions, the proposed Pattern Table based approach reduces this. Predominantly correct prediction achieves efficient cache access, and eliminates cache-miss penalties. Our extensive simulations across a wide range of benchmark applications illustrate that the new prediction scheme is efficient as it results in improved prediction accuracy. Moreover, it reduces energy consumption of the filter cache by as much as 25% compared to NFPT based approaches. Further, the technique implemented is elegant in the form of hardware implementation as it consists only of a shift register and a Look up Table (LUT) and is hence area and energy efficient in contrast to the published prediction techniques.
Sponsorship	IEEE Circuits & Syst. Soc. IEEE - Canada (region 7) Micronet R&D Canadian Microelectron. Corp. iCore Univ. Calgary, Canada IEEE Circuits & Syst. Soc.'s Tech. Committee on Commun
Starting Page	44
Ending Page	47
File Size	270666
Page Count	4
File Format	PDF
ISBN	076951944X
DOI	10.1109/IWSOC.2003.1213003
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-02
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy efficiency Filters Energy consumption Degradation Prediction algorithms Accuracy Microprocessors Costs Embedded system Uniform resource locators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic filter cache for low power instruction memory hierarchy

Incorporating pattern prediction technique for energy efficient filter cache design (2003).

Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures

Incorporating pattern prediction technique for energy efficient filter cache design kugan vivekanandarajah, thambipillai srikanthan,.

Energy-efficient cache architecture for multimedia applications

Area and power efficient pattern prediction architecture for filter cache access prediction in the instruction memory hierarchy

Energy efficient cache timing with performance bound

The Design of Way-Prediction Scheme in Set-Associative Cache for Energy Efficient Embedded System

A single cycle accessible two-level cache architecture for reducing the energy consumption of embedded systems

Incorporating pattern prediction technique for energy efficient filter cache design

Similar Documents

Dynamic filter cache for low power instruction memory hierarchy

Incorporating pattern prediction technique for energy efficient filter cache design (2003).

Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures

Incorporating pattern prediction technique for energy efficient filter cache design kugan vivekanandarajah, thambipillai srikanthan,.

Energy-efficient cache architecture for multimedia applications

Area and power efficient pattern prediction architecture for filter cache access prediction in the instruction memory hierarchy

Energy efficient cache timing with performance bound

The Design of Way-Prediction Scheme in Set-Associative Cache for Energy Efficient Embedded System

A single cycle accessible two-level cache architecture for reducing the energy consumption of embedded systems

Incorporating pattern prediction technique for energy efficient filter cache design