NDLI: High-efficient low-noise soft switching inverter with two-level PWM resonant snubber for telecommunication energy utilization

Content Provider	IEEE Xplore Digital Library
Author	Kurokawa, M. Rukonzzaman, M. Iwamoto, H. Nakaoka, M.
Copyright Year	1999
Description	Author affiliation: Graduate Sch. of Sci. & Eng., Yamaguchi Univ., Japan (Kurokawa, M.)
Abstract	This paper proposes a novel quasi-resonant DC link circuit with voltage clamped PWM scheme and deals with a three-phase space voltage vector modulated sinewave soft-switching inverter incorporating a single auxiliary resonant DC link snubber into its DC voltage bus line. This two level PWM resonant DC link circuit capable of adjusting DC line bus voltage-clamped PWM and zero voltage holding PWM period in DC bus line can realize the soft-switched chopper operation under the principle of soft-switching. Its operating circuit analysis in repetitive steady-state is performed. This type of soft-switching inverter using two level PWM resonant DC link which includes an optimum type digital voltage servo controller in the d-q coordinate frame is presented and its new pulse pattern sinewave space vector modulation is demonstrated in order to minimize the switching losses and conduction losses. It is proved that this inverter topology is more effective to reduce the switching losses as well as the conduction losses of the active power switches (IGBTs) with three-phase bridge arms and resonant DC link snubber.
File Size	525909
File Format	PDF
ISBN	0780356241
DOI	10.1109/INTLEC.1999.794118
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-06-09
Publisher Place	Denmark
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pulse width modulation inverters Pulse width modulation Voltage Resonant inverters Resonance Space vector pulse width modulation RLC circuits Snubbers Switching loss Choppers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in