NDLI: Performances of a PLL based digital filter for double-conversion UPS

Content Provider	IEEE Xplore Digital Library
Author	Bellini, A. Bifaretti, S.
Copyright Year	2008
Description	Author affiliation: Dept. of Electron. Eng., Univ. of Rome "Tor Vergata", Rome (Bellini, A.; Bifaretti, S.)
Abstract	In uninterruptible power supplies (UPS) using an automatic bypass switch, to reduce the transients due to the switch commutations, it is convenient that the voltage waveforms produced by the inverter are synchronized with the grid ones. In three-phase UPS, the inverter controller employs, as reference signals, the components of the grid voltage phasor, referred to a fix reference frame, suitably multiplied by an amplitude correction factor. Generally, the reference signals are affected by harmonics and amplitude unbalances. Therefore, improper synchronization between the inverter outputs and the grid voltages can arise. To improve the synchronization, many solutions based on a phase locked loop (PLL) system have been proposed in literature. The paper proposes a different PLL structure employing a Steady-State Linear Kalman filter (SSLKF), based on a third-order linear and time-invariant observation model. Such filter is able to provide an accurate tracking of the grid voltage phasor also in critical operating conditions. The paper describes, at first, different PLL structures and then the proposed architecture based on a prediction-correction filter and its implementation on a DSP controller. Finally, a comparison, obtained by simulation, with traditional filters and some significant experimental results on a pre-production prototype are carried out.
Starting Page	490
Ending Page	497
File Size	373087
Page Count	8
File Format	PDF
ISBN	9781424417414
DOI	10.1109/EPEPEMC.2008.4635314
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-01
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Artificial neural networks Inverters Equations Uninterruptible power systems Power harmonic filters Nonlinear filters Converter control Uninterruptible Power Supply (UPS)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in