NDLI: Usage of the safety-oriented real-time OASIS approach to build deterministic protection relays

Content Provider	IEEE Xplore Digital Library
Author	Jan, M. David, V. Lalande, J. Pitel, M.
Copyright Year	2010
Description	Author affiliation: CEA, LIST, Embedded Real Time Systems Laboratory Point Courrier 94, Gif-sur-Yvette, F-9111 France (Jan, M.; David, V.) \|\| Strategy & Innovation, Technology Innovation, Schneider Electric Industries, 37, quai Paul Louis Merlin, 38050 Grenoble cedex, France (Lalande, J.; Pitel, M.)
Abstract	As any safety-related system, medium voltage protection relays have to comply with a Safety Integrated Level (SIL), as defined by the IEC 61508 standard. The safety-function of the software part of protection relays is first to detect any faults within the supervised power network, then ask the tripping of the circuit breakers in order to isolate the faulty portion of the network. However, it is required that detection and isolation of faults must occur within a given time, as specified by the IEC 60255 standard. Schneider Electric currently achieves the demonstration that a protection relay is performing its safety-function within such temporal constraints at the price of a costly phase of tests. The OASIS approach is a complete tool-chain to build safety-critical deterministic real-time systems, which enables the demonstration of the system timeliness. In this paper, we show how we apply the OASIS approach to build a deterministic protection relay system. We designed a software platform called OASISepam, based on an existing product from Schneider Electric, namely the Sepam 10. We show a preliminary evaluation of our implementation over a STR710 ARM-based board that runs the OASIS kernel. Notably, we show that the observed worst-case end-to-end detection time of OASISepam fulfils the specified constraint expressed in the design phase and translated in the OASIS programming model. Consequently, the temporal behaviour of protection relays is mastered, thus reducing application development costs and allowing the optimization of selectivity.
Starting Page	128
Ending Page	135
File Size	513625
Page Count	8
File Format	PDF
ISBN	9781424458394
e-ISBN	9781424458417
e-ISBN	9781424458400
DOI	10.1109/SIES.2010.5551378
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-07
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Relays Real time systems Circuit faults Kernel Hardware Delay end-to-end temporal constraint Power network protection relay real-time operating system deterministic multi-scale time-triggered system spatial and temporal partitioning
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

From model-based to real-time execution of safety-critical applications: coupling scade with oasis ∗.

A digital protective relay as a real-time microprocessor system

Temporal and Spatial Partitioning of a Time-Triggered Operating System Based on Real-Time Linux

Closed-loop testing of an overcurrent relay using a real-time digital simulator

A novel fault-dependent-time-settings algorithm for overcurrent relays

Using multi-core architectures to execute high performance-oriented real-time applications.

Temporal and spatial partitioning of a time-triggered operating system based on real-time linux.

Numerical relay development environment

Fastchart-a fast time deterministic CPU and hardware based real-time-kernel

Usage of the safety-oriented real-time OASIS approach to build deterministic protection relays

Similar Documents

From model-based to real-time execution of safety-critical applications: coupling scade with oasis ∗.

A digital protective relay as a real-time microprocessor system

Temporal and Spatial Partitioning of a Time-Triggered Operating System Based on Real-Time Linux

Closed-loop testing of an overcurrent relay using a real-time digital simulator

A novel fault-dependent-time-settings algorithm for overcurrent relays

Using multi-core architectures to execute high performance-oriented real-time applications.

Temporal and spatial partitioning of a time-triggered operating system based on real-time linux.

Numerical relay development environment

Fastchart-a fast time deterministic CPU and hardware based real-time-kernel

Usage of the safety-oriented real-time OASIS approach to build deterministic protection relays