NDLI: NoC Monitoring Hardware Support for Fast NoC Design Space Exploration and Potential NoC Partial Dynamic Reconfiguration

Content Provider	IEEE Xplore Digital Library
Author	Mouhoub, R.B. Hammami, O.
Copyright Year	2006
Description	Author affiliation: ENSTA, Paris (Mouhoub, R.B.; Hammami, O.)
Abstract	The Multiprocessor systems on chip are strongly emerging in various embedded systems to support dramatic growth of complex embedded applications performance requirements. Due to the increasing scale of embedded systems bus-based communication no longer meet bandwidth requirements and therefore networks-on-chip (NoC) are increasingly used to process communication in embedded parallel applications. So far, neither development environments and tools for embedded systems nor profiling and debugging techniques of embedded systems tackled the issue of network on chip monitoring. Due to the complexity of future multiprocessors systems on chip parallel programmers will unavoidably need to be able to get accurate profiles of communication patterns on various network on chip links and this in order to optimize their applications through timing analysis, timing predictability, and real-time scheduling analysis. We propose in this paper a scalable network on chip real time hardware monitoring feedback for multiprocessors systems on chip parallel programmers. Implementation of our scheme for a 2x2 mesh based multiprocessor systems on chip demonstrates the validity of our approach for an image processing application.
Starting Page	1
Ending Page	10
File Size	4342832
Page Count	10
File Format	PDF
ISBN	0780397592
DOI	10.1109/IES.2006.357481
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Network-on-a-chip Monitoring Hardware Space exploration Multiprocessing systems System-on-a-chip Embedded system Programming profession Timing Pattern analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in