NDLI: A 3D IC BIST for pre-bond test of TSVs using ring oscillators

Content Provider	IEEE Xplore Digital Library
Author	Fkih, Y. Vivet, P. Rouzeyre, B. Flottes, M.-L. Di Natale, G.
Copyright Year	2013
Description	Author affiliation: CEA-Leti, Grenoble, France (Fkih, Y.; Vivet, P.) \|\| LIRMM, Univ. Montpellier II, Montpellier, France (Rouzeyre, B.; Flottes, M.-L.; Di Natale, G.)
Abstract	3D stacked integrated circuits based on Through Silicon Vias (TSV) are promising with their high performances and small form factor. However, these circuits present many test issues, especially for TSVs. In this paper we propose a novel Built-In-Self-Test (BIST) architecture for pre-bond testing of TSVs in 3D stacked integrated circuits. The main idea is to measure the variation of TSVs capacitances in order to detect defective TSVs. The BIST architecture is based on ring oscillators, frequencies of which depend on TSVs capacitances. The proposed BIST is integrated within the JTAG standard. This paper presents spice simulation results and logic synthesis results of the proposed TSV ring oscillator structure using a 65 nm CMOS technology, including 10 μm diameter TSV middle technology. Due to local process variations, the proposed test architecture is limited in accuracy; it detects only large capacitive faults on TSVs.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	1
Ending Page	4
File Size	772128
Page Count	4
File Format	PDF
ISBN	9781479906185
e-ISBN	9781479906208
DOI	10.1109/NEWCAS.2013.6573611
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-06-16
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Through-silicon vias Ring oscillators Capacitance Built-in self-test Computer architecture Frequency measurement JTAG IEEE 1149.1 standard Key words 3D IC pre-bond test TSV ring oscillator BIST
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators

A 3d ic bist for pre-bond test of tsvs using ring oscillators.

A BIST method for TSVs pre-bond test

BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems

Built-in self-test for manufacturing TSV defects before bonding

BIST architecture to detect defects in tsvs during pre-bond testing

Built-in-Self-Test-Stacked 3-D Ring Oscillator Based on Through Silicon Vias

Built-in-self-test 3-D ring oscillator for stacked 3DIC

A JTAG based 3D DfT architecture using automatic die detection

A 3D IC BIST for pre-bond test of TSVs using ring oscillators

Similar Documents

A 3D IC BIST for pre-bond test of TSVs using Ring Oscillators

A 3d ic bist for pre-bond test of tsvs using ring oscillators.

A BIST method for TSVs pre-bond test

BIST Methodology, Architecture and Circuits for Pre-Bond TSV Testing in 3D Stacking IC Systems

Built-in self-test for manufacturing TSV defects before bonding

BIST architecture to detect defects in tsvs during pre-bond testing

Built-in-Self-Test-Stacked 3-D Ring Oscillator Based on Through Silicon Vias

Built-in-self-test 3-D ring oscillator for stacked 3DIC

A JTAG based 3D DfT architecture using automatic die detection

A 3D IC BIST for pre-bond test of TSVs using ring oscillators