NDLI: Input band-pass limiting in a PLL: its influence on interference-induced bifurcation

Content Provider	IEEE Xplore Digital Library
Author	Stensby, J. Tillman, M.
Copyright Year	2004
Description	Author affiliation: Alabama Univ., Huntsville, AL, USA (Stensby, J.; Tillman, M.)
Abstract	The sum of a desired tone and an interfering, offset in frequency by v radians/second, tone is considered as the input reference signal for a system comprised of an ideal band-pass limiter and first-order PLL combination. Parameter y denotes the ratio of interfering signal to desired signal amplitudes. In the first of two cases, this two-tone reference signal is supplied directly to the PLL. In the second case, the two-tone reference is band-pass limited before application to the loop. In both cases, if ratio y is sufficiently small (i.e., the interference is relatively weak), the PLL can phase lock to the desired tone, and the interfering tone causes a closed-loop, (2/spl pi//v)-periodic phase error (i.e., a periodic beat note within the loop). However, as y increases, a point y = y/sub b/ is reached where the periodic phase error bifurcates (y/sub b/ is the bifurcation point), and the PLL breaks phase lock. A metric of interference rejection ability, the value y/sub b/, is a function of tone frequency spacing v, PLL closed loop bandwidth G, loop detuning w/spl Delta/ and whether or not input band-pass limiting is employed. Two different algorithms are described for calculating the bifurcation point y/sub b/. The first is based on a numerical solution of the equation that describes the PLL; the second is based on harmonic balance methods. These two algorithms are used to show that, depending on the value of v relative to the PLL closed-loop bandwidth G, input band-pass limiting may, or may not, increase the bifurcation point y/sub b/. Specifically, for detuning w/spl Delta/ = 0, input band-pass limiting decreases the bifurcation point y/sub b/ for a range of v within the PLL closed-loop bandwidth.
Sponsorship	IEEE Aerospace and Electronic Syst. Soc. IEEE Atlanta Section Georgia Tech Res. Inst
Starting Page	328
Ending Page	332
File Size	432896
Page Count	5
File Format	PDF
ISBN	0780382811
ISSN	00942898
DOI	10.1109/SSST.2004.1295674
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-03-16
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Interference Bifurcation Switches Bandwidth Phase detection Frequency Detectors Equations Band pass filters
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

False lock to phase lock bifurcation in a PLL

A parametrically drive PLL lock detector

A new PLL architecture: the composite PLL

Design of a Ku-band PLL frequency synthesizer

Integrated wide-band FSK demodulator based on ISPD PLL

Design Of Tracking Filters

Intermodulation distortion of the PLL FM demodulator in the presence of FM interference

Computing the half-plane pull-in range of a PLL

Stability condition for 8MM phase-locked source

Input band-pass limiting in a PLL: its influence on interference-induced bifurcation

Similar Documents

False lock to phase lock bifurcation in a PLL

A parametrically drive PLL lock detector

A new PLL architecture: the composite PLL

Design of a Ku-band PLL frequency synthesizer

Integrated wide-band FSK demodulator based on ISPD PLL

Design Of Tracking Filters

Intermodulation distortion of the PLL FM demodulator in the presence of FM interference

Computing the half-plane pull-in range of a PLL

Stability condition for 8MM phase-locked source

Input band-pass limiting in a PLL: its influence on interference-induced bifurcation