NDLI: On DESTINY instrument electrical and electronics subsystem framework

Content Provider	IEEE Xplore Digital Library
Author	Kizhner, S. Benford, D.J. Lauer, T.R.
Copyright Year	2010
Description	Author affiliation: National Aeronautics and Space Administration, Goddard Space Flight Center, Greenbelt Road, Greenbelt MD, 20771, 301-286-1294 (Kizhner, S.; Benford, D.J.) \|\| National Optical Astronomy Observatory (Lauer, T.R.)
Abstract	Future space missions are going to require a few large focal planes with many sensing arrays and hundreds of millions of pixels all read out at high data rates,. This will place unique demands on the electrical and electronics (EE) subsystem design and it will be critically important to have high technology readiness level (TRL) EE concepts ready to support such missions. One such mission is the Joint Dark Energy Mission (JDEM) charged with making precise measurements of expansion rate of the universe to reveal vital clues about the nature of dark energy - a hypothetical form of energy that permeates all of space and tends to increase the rate of expansion. One of three JDEM concept studies - the Dark Energy Space Telescope (DESTINY) was conducted in 2008 at the NASA's Goddard Space Flight Center (GSFC) in Greenbelt, Maryland. This paper presents the EE subsystem framework, which evolved from the DESTINY science instrument study. It describes the main challenges and implementation concepts related to the design of an EE subsystem featuring multiple focal planes populated with dozens of large arrays and millions of pixels. The focal planes are passively cooled to cryogenic temperatures (below 140 K). The sensor mosaic is controlled by a large number of Readout Integrated Circuits and Application Specific Integrated Circuits - the ROICs/ASICs in near proximity to their sensor focal planes. The ASICs, in turn, are serviced by a set of “warm” EE subsystem boxes performing Field Programmable Gate Array (FPGA) based digital signal processing (DSP) computations of complex algorithms, such as sampling-up-the-ramp algorithm (SUTR), over large volumes of fast data streams. The SUTR boxes are supported by the Instrument Control/Command and Data Handling box (ICDH Primary and Backup boxes) for lossless data compression, command and low volume telemetry handling, power conversion and for communications with the spacecraft. This paper outlines how the JDEM DESTINY instrument EE subsystem can be built now, a design that is generally applicable to a wide variety of missions using large focal planes with large mosaics of sensors.
Starting Page	24
Ending Page	30
File Size	184090
Page Count	7
File Format	PDF
ISBN	9781424458875
e-ISBN	9781424458899
e-ISBN	9781424458882
DOI	10.1109/AHS.2010.5546251
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Instruments Field programmable gate arrays SDRAM Application specific integrated circuits Data processing Space missions Aerospace electronics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On DESTINY science instrument electrical and electronics subsystem framework

On destiny science instrument electrical and electronics subsystem framework

Reconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments

Progress in the Development of Field Programmable Analog Arrays for Space Applications

Extreme Temperature Electronics based on Self-Adaptive System using Field Programmable Gate Array

Self-Reconfigurable Analog Arrays: Off-The Shelf Adaptive Electronics for Space Applications

Field programmable gate arrays in space

TRIGA: telecommunications protocol processing subsystem using reconfigurable interoperable gate arrays

High speed SDRAM interface circuit

On DESTINY instrument electrical and electronics subsystem framework

Similar Documents

On DESTINY science instrument electrical and electronics subsystem framework

On destiny science instrument electrical and electronics subsystem framework

Reconfigurable System-on-Chip Data Processing Units for Space Imaging Instruments

Progress in the Development of Field Programmable Analog Arrays for Space Applications

Extreme Temperature Electronics based on Self-Adaptive System using Field Programmable Gate Array

Self-Reconfigurable Analog Arrays: Off-The Shelf Adaptive Electronics for Space Applications

Field programmable gate arrays in space

TRIGA: telecommunications protocol processing subsystem using reconfigurable interoperable gate arrays

High speed SDRAM interface circuit

On DESTINY instrument electrical and electronics subsystem framework