NDLI: Organization of AES Cryptographic Unit for Low Cost FPGA Implementation

Please wait, while we are loading the content...

2009 Fourth International Conference on Dependability of Computer Systems

2008 Third International Conference on Dependability of Computer Systems DepCoS-RELCOMEX

Table of contents

Program Committee

Using UML(VR) for Supporting the Automated Test Data Generation

Estimation of System Workload Time Characteristic Using UML Timing Diagrams

Vulnerability Modelling for the Analysis of Network Attacks

Fuzzy strategies in modeling effects of technological implementations

Soundness Conditions for Cryptographic Algorithms and Parameters Abstractions in Formal Security Protocol Models

XML Schema Based Faultset Definition to Improve Faults Injection Tools Interoperability

A Language for Failure Patterns and Application in Safety Analysis

Decision Diagrams for Reliability Analysis of Multi-State System

Method of Matrix Writing Constructing of Topological Structure of Computer Network

Dependability Aspects of e-Learning Systems

A Hardware-in-the-Loop Simulation Environment for Real-Time Systems Development and Architecture Evaluation

Fault Tolerant Algorithm for Functional and Data Flow Parallel Programs Performance on Clusters

Standards Conformity Framework in Comparison with Contemporary Methods Supporting Standards Application

An Approach to Evaluation of Arguments in Trust Cases

A True Random Number Generator with Built-in Attack Detection

Conjugated Graph Grammars as a Mean to Assure Consistency of Systems of Conjugated Graphs

Semi-Markov Availability Modeling of a Redundant System with Partial and Full Rejuvenation Actions

Dependable SoPC-Based On-board Ice Protection System: From Research Project to Implementation

Verification and Implementation of Dependable Controllers

Safety Strategies of Scheduling and Resource Co-allocation in Distributed Computing

Detection of Roles of Actors in Social Networks Using the Properties of Actors' Neighborhood Structure

Automatic Temporal Evaluation of the Accessibility of the World Wide Web and Its Standards Conformance

Non-Centralized Key Pre-Distribution in Computer Networks

Complex Network Cluster Reliability Evolution

Protection System against Overload and Distributed Denial of Service Attacks

Misuse-Based Intrusion Detection Using Bayesian Networks

Anomaly-Based Intrusion Detection Using Bayesian Networks

A Performance Management System for Telecommunication Network Using AI Techniques

Designing Fault Tolerant Networks Topologies Based on Greedy Algorithm

Dependability Evaluation of Service-oriented Information System Using Computer Simulation and Post-processing Results

Software Architecture Behavior Meta-model for Real-Time Systems

Aspects in the Maintenance of Compiled Programs

Tool-Supported Advanced Mutation Approach for Verification of C# Programs

Constraint & Test Verification in Parallel Database Systems

Evaluation of SOA Security Metrics Using Attack Graphs

Comprehensive Planning Platform Framework for Managing Service-Oriented Information Systems

Performance Analysis of Component-Based Systems

Dependability Analysis of SOA Systems

Applying F(I)MEA-technique for SCADA-Based Industrial Control Systems Dependability Assessment and Ensuring

The Complexity of Fault-Tolerant Adder Structures

Problems of Parallel Realization of Algorithms Calculation of Electronic Structure of Large Molecules

SeReCon: A Trusted Environment for SoPC Design

Scalable Diversity-Oriented Decisions and Technologies for Dependable SoPC-Based Safety-Critical Computer Systems and Infrastructures

Organization of AES Cryptographic Unit for Low Cost FPGA Implementation

ElGamal Signature Scheme Immune to Fault Analysis

A Resilient SIL 2 Driver Machine Interface for Train Control Systems

Methodology of the Wireless Networks Planning in Mesh Topology

An Intelligent Maritime Workplace using IT technologies

An Approach to Consistent Displaying of Virtual Reality Moving Objects

Data Exploration Methods for Transport System Dependability Analysis

Autonomy and Cooperation as Factors of Dependability in Wireless Sensor Network

On Opportunity of Application of Modular Arithmetic for Accuracy Improvement in Positioning of Virtual Reality Moving Objects

Quality of Telematic Services in Transport

Availability of Discrete Transport System Simulated by SSF Tool

2nd International Conference on Dependability of Computer Systems (DepCoS-RELCOMEX '07)

2006 International Conference on Dependability of Computer Systems

Organization of AES Cryptographic Unit for Low Cost FPGA Implementation

Content Provider	IEEE Xplore Digital Library
Author	Krukowski, L. Sugier, J.
Copyright Year	2008
Description	Author affiliation: Microtech Int. Ltd. Sp. z o.o, Wroclaw (Krukowski, L.)
Abstract	This paper discusses different design options for realization of AES cryptographic algorithm in programmable logic devices and illustrates them with practical results of hardware implementation. The discussion begins with those aspects of the four basic cipher transformations that are essential for realization with resources available in FPGA devices, then moves to various possible organizations of the cipher unit and concludes with efficiency and size comparison of results obtained after implementation of the AES-128 version of the method in Spartan-3 devices from Xilinx. Instead of searching for a "global optimum" specific low-cost FPGA implementation, the paper summarizes main directions of design development that are viable today and evaluates them by a case study example.
Starting Page	347
Ending Page	354
File Size	315070
Page Count	8
File Format	PDF
ISBN	9780769531793
DOI	10.1109/DepCoS-RELCOMEX.2008.36
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-26
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FPGA device AES algorithm
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in