NDLI: Error Prevention, Detection and Diffusion Algorithms for Cryptographic Hardware

Content Provider	IEEE Xplore Digital Library
Author	Nikodem, M.
Copyright Year	2007
Description	Author affiliation: Wroclaw Univ. of Technol., Wroclaw (Nikodem, M.)
Abstract	It is well known that hardware is susceptible to variety of different faults causing device malfunction, errors in the output or simply destroying the device. These threats refer to any type of hardware. However in case of cryptographic devices, such as smart cards or crypto-processors, errors may also leak some secret information hidden in the device (e.g. encryption keys). This was presented for almost all cryptographic protocols and algorithms allowing an adversary to perform a fault analysis. Therefore it is urgent to propose hardware implementation of cryptographic algorithms that will be immune to this type of attack. Some solutions to this problem have been already proposed for the RSA algorithm based on the Chinese Reminder Theorem and for symmetric algorithms. On the other hand there is a large number of algorithms that are susceptible to fault analysis but no solutions to increase immunity have been proposed so far.
Starting Page	127
Ending Page	134
File Size	191966
Page Count	8
File Format	PDF
ISBN	0769528503
DOI	10.1109/DEPCOS-RELCOMEX.2007.20
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-14
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cryptography Hardware Error correction Circuit faults Doped fiber amplifiers Fault detection Security Algorithm design and analysis Computer errors Radiation detector circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Research on DFA Resistant Targeted at Block Crypto Chips

Securing AES Implementation against Fault Attacks

A fault-tolerant, DFA-resistant AES core

Reliable logic circuits with byte error control codes-a feasibility study

An Extension of Differential Fault Analysis on AES

A systematic M safe-error detection in hardware implementations of cryptographic algorithms

Error diagnosis of sequential circuits using region-based model

Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection

Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods

Error Prevention, Detection and Diffusion Algorithms for Cryptographic Hardware

Similar Documents

Research on DFA Resistant Targeted at Block Crypto Chips

Securing AES Implementation against Fault Attacks

A fault-tolerant, DFA-resistant AES core

Reliable logic circuits with byte error control codes-a feasibility study

An Extension of Differential Fault Analysis on AES

A systematic M safe-error detection in hardware implementations of cryptographic algorithms

Error diagnosis of sequential circuits using region-based model

Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection

Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods

Error Prevention, Detection and Diffusion Algorithms for Cryptographic Hardware