NDLI: Load-aware channel hopping protocol design for mobile ad hoc networks

Content Provider	IEEE Xplore Digital Library
Author	Chih-Min Chao Hsien-Chen Tsai Chao-Ying Huang
Copyright Year	2012
Description	Author affiliation: Department of Computer Science and Engineering, National Taiwan Ocean University, Taiwan (Chih-Min Chao; Hsien-Chen Tsai; Chao-Ying Huang)
Abstract	Utilizing multiple channels improves spatial reuse and reduces collision probability, which enhances network throughput. There exist many multi-channel MAC protocols; however, most of them suffer from either higher hardware cost (requiring more than one transceiver for each node) or control channel bottleneck. Some channel hopping multi-channel protocols achieve pretty good performance in some situations. Unfortunately, they fail to adjust their channel hopping mechanisms based on varied loads. This may lead to performance reduction. There are many challenges for designing a multi-channel MAC protocol. How to solve the multi-channel-specific problems, such as channel assignment problem, the multi-channel hidden terminal problem, and the missing receiver problem, is essential. In this paper, we propose a Load-Aware Channel Hopping MAC protocol (LACH) that solves all the problems mentioned above and enables nodes to dynamically adjust their schedules based on their traffic loads. Besides the load awareness feature, several other attractive characteristics can also be found in the LACH protocol: (1) Each node is equipped with one half-duplex transceiver. (2) Each node's initial hopping sequence is generated through its ID. Knowing neighbor nodes' IDs, a node can conduct their initial channel hopping sequences without control packet exchanges. (3) Nodes are evenly distributed among available channels. Through simulations, we verify the superiority of the proposed LACH.
Starting Page	1
Ending Page	6
File Size	643260
Page Count	6
File Format	PDF
ISBN	9781467321365
e-ISBN	9781467321372
e-ISBN	9781467321358
DOI	10.1109/ISWPC.2012.6263658
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-07-03
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Receivers Throughput Media Access Protocol Schedules Transceivers Quorum Systems Ad Hoc Networks Multichannel MAC Protocols
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in