NDLI: A VLSI architecture for Gabor filtering in face processing applications

Content Provider	IEEE Xplore Digital Library
Author	Painkras, E. Charoensak, C.
Copyright Year	2005
Description	Author affiliation: Nanyang Technol. Univ., Singapore (Painkras, E.; Charoensak, C.)
Abstract	This paper presents a VLSI architecture for computing the Gabor jets for facial feature points from video containing faces for computer vision applications. The proposed architecture maps well onto a chain of highly pipelineable processing elements (PE) based on multiply-accumulation units with in-built ROMs. It is thus well suited for VLSI implementation, either in algorithm-specific ASIC or reconfigurable FPGA for Gabor filtering, which is one of the widespread feature extraction techniques for face processing applications such as face tracking and face recognition. Depending on the number of facial feature points (FFP) at which the Gabor jets are to be computed as well as the number of scales and orientations of the constituent Gabor filters, the number of PEs can be scaled and matched to suit the processing requirements, without sacrificing on the computational latency. Due to the regular data flow and modular structure, the linear array of PEs performing Gabor jet computations can achieve 100% hardware utilization and provide sustained throughput to match the real-time video frame rate. This VLSI architecture is mainly targeted for incorporation into a hardware implementation of dynamic face tracking system (DFTS) based on Gabor wavelets. The computation of Gabor jets is a compute-intensive task. This computational burden can be eased by adopting a VLSI hardware implementation, thereby achieving real-time performance with moderate circuit complexity.
Starting Page	437
Ending Page	440
File Size	4887597
Page Count	4
File Format	PDF
ISBN	0780392663
DOI	10.1109/ISPACS.2005.1595440
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-13
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Gabor filters Filtering Computer architecture Hardware Face detection Application software Computer vision Facial features Read only memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Software and VLSI algorithms for generalized ranked order filtering

On The Design Automation Of The Memory-based VLSI Architecture For Fir Filters

VLSI architectures for stereoscopic video disparity matching and object extraction

A VLSI architecture for the CCITT G.722 codec

Optimal VLSI architecture for distributed arithmetic-based algorithms

High Performance VLSI Signal Processing using Multiple Base Representations

Common VLSI architecture for a practically useful residue number system

M-array VLSI architecture for order statistic filters

Gabor-type filtering in space and time with cellular neural networks

A VLSI architecture for Gabor filtering in face processing applications

Similar Documents

Software and VLSI algorithms for generalized ranked order filtering

On The Design Automation Of The Memory-based VLSI Architecture For Fir Filters

VLSI architectures for stereoscopic video disparity matching and object extraction

A VLSI architecture for the CCITT G.722 codec

Optimal VLSI architecture for distributed arithmetic-based algorithms

High Performance VLSI Signal Processing using Multiple Base Representations

Common VLSI architecture for a practically useful residue number system

M-array VLSI architecture for order statistic filters

Gabor-type filtering in space and time with cellular neural networks

A VLSI architecture for Gabor filtering in face processing applications