NDLI: Multistage semiconductor memory inventory model based on survival analysis

Content Provider	IEEE Xplore Digital Library
Author	Jei-Zheng Wu Chen-Fu Chien Yi-Chi Tsou
Copyright Year	2014
Description	Author affiliation: Dept. of Bus. Adm., Soochow Univ., Taipei, Taiwan (Jei-Zheng Wu) \|\| Dept. of Ind. Eng. & Eng. Manage., Nat. Tsing Hua Univ., Hsinchu, Taiwan (Chen-Fu Chien; Yi-Chi Tsou)
Abstract	Inventory management is challenging and critical problem in the semiconductor memory manufacturing industry. Rapid technological development and short product life cycle cause a high risk of product obsolescence. However, manufacturers must still hold a reasonable level of inventory to satisfy the needs of customers when demand is uncertain and lead times are long. In this study, the needs and constraints of this semiconductor manufacturing problem based on inventory days were considered and a linear programming model was constructed with the objective of determining a weighted minimal cost for resolving the problem of multistage inventory management. This study applied the concept of material requirement planning for calculating the inventory information of various stages. In addition, the shortage problem, excessive or inadequate safety stock levels, and capacity balance of technology were considered. Finally, a numerical study was conducted for evaluating the performance of the inventory model, and the results showed that the model can assist decision makers in early preparation of inventories. Under the same condition of demand fulfillment, the proposed model can be used to reduce the unnecessary inventory of downstream banks and avoid the risk of future inventory obsolescence, thereby enhancing competitiveness.
Starting Page	613
Ending Page	618
File Size	249591
Page Count	6
File Format	PDF
e-ISBN	9781479952830
DOI	10.1109/CoASE.2014.6899391
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-18
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Safety Mathematical model Equations Semiconductor device modeling Materials requirements planning Manufacturing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in