NDLI: Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Inakagata, K. Morishita, H. Osana, Y. Fujita, N. Amano, H.
Copyright Year	2009
Description	Author affiliation: Department of Computer and Information Science, Seikei University, Tokyo, 180-8633, Japan (Osana, Y.) \|\| Aerospace Research and Development Directorate, Japan Aerospace Exploration Agency, Tokyo, 182-8522, Japan (Fujita, N.) \|\| Department of Computer Science, Keio University, Yokohama, 223-8522, Japan (Inakagata, K.; Morishita, H.; Amano, H.)
Abstract	CFD is taken notice as a cost effective design tool for aircraft components. UPACS is a convenient CFD platform, since it supports a large degree of versatility using various kinds of solvers. However, its major drawback is a long simulation time. We have developed a UPACS accelerator named FLOPS-2D with multiple FPGA boards, and implemented some core functions. Here, by using flexibility of FPGAs, the selectable functions are proposed. All possible flux limiter functions in MUSCLs are implemented independently, and only required functions are selected and implemented with other modules to form the optimal structure. All implemented functions achieved at least 24 times higher performance than that with the Core 2 Duo, and configurable solvers using a desired flux limiter function and the number of arithmetic pipelines are developed.
Starting Page	654
Ending Page	657
File Size	577829
Page Count	4
File Format	PDF
ISBN	9781424438921
ISSN	19461488
DOI	10.1109/FPL.2009.5272347
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-31
Publisher Place	Czech Republic
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational fluid dynamics Field programmable gate arrays Navier-Stokes equations Aircraft Large-scale systems Computational modeling Algorithms Accelerated aging Computer science Information science
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs

Dynamically reconfigurable flux limiter functions in MUSCL scheme

QPF: efficient quadratic placement for FPGAs

Modeling and experimental demonstration of accelerated self-healing techniques

Optimizing Pipelines of Trigonometric Functions for FPGAs

Fast placement for large-scale hierarchical FPGAs

Systolic Architecture for Computational Fluid Dynamics on FPGAs

Efficient mapping of mathematical expressions to FPGAs: Exploring different design methodologies

Supercomputer applications in computational fluid dynamics

Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs

Similar Documents

Exploiting memory hierarchy for a Computational Fluid Dynamics accelerator on FPGAs

Dynamically reconfigurable flux limiter functions in MUSCL scheme

QPF: efficient quadratic placement for FPGAs

Modeling and experimental demonstration of accelerated self-healing techniques

Optimizing Pipelines of Trigonometric Functions for FPGAs

Fast placement for large-scale hierarchical FPGAs

Systolic Architecture for Computational Fluid Dynamics on FPGAs

Efficient mapping of mathematical expressions to FPGAs: Exploring different design methodologies

Supercomputer applications in computational fluid dynamics

Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs