NDLI: Efficient Algorithms for Jitterless Real-Time Tasks to DVS Schedules

Content Provider	IEEE Xplore Digital Library
Author	Da-Ren Chen Shu-Ming Hsieh Ming-Fong Lai
Copyright Year	2008
Description	Author affiliation: Dept. of Inf. Manage., Hwa Hsia Inst. of Technol. (Da-Ren Chen) \|\| Technol. Res. & Inf. Center, Nat. Appl. Res. Labs. (Ming-Fong Lai) \|\| Dept. of Inf. Manage., Nat. Taiwan Univ. of Sci. & Technol. (Shu-Ming Hsieh)
Abstract	In this paper, we focus on periodic task scheduling on a variable voltage processor with d discrete voltage/speed levels. We propose an intra-task DVS algorithm which constructs a minimum energy schedule for k tasks in O(d+k log k) time. We also give an inter-task DVS algorithm for constructing a schedule of n jobs in O(d+n log n) time where each task is composed of a sequence of jobs. Previous approaches for solving DVS problems have to generate a canonical schedule in advance and change the speed/voltage in O(dn log n) or $O(n^{3})$ time. However, the length of a canonical schedule depends on the LCM of those of task periods and is of exponential length in general. In this paper, the tasks with arbitrary periods are transformed into harmonic periods so that the relative start time, finish time and preemption time of each task can be derived easily. These task features benefit greatly the predictability of schedules and the control on power-awareness.
Starting Page	319
Ending Page	322
File Size	332495
Page Count	4
File Format	PDF
ISBN	9780769534435
DOI	10.1109/PDCAT.2008.15
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-12-01
Publisher Place	New Zealand
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Scheduling algorithm Voltage control Processor scheduling Energy consumption Dynamic voltage scaling Information management Distributed computing Polynomials Timing jitter Interference power-aware scheduling real-time systems DVS scheduling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in