NDLI: Measuring one-way delay with multiple clock dynamics

Content Provider	IEEE Xplore Digital Library
Author	Junfeng Wang Jianhua Yang Hongxia Zhou Gaogang Xie Mingtian Zhou
Copyright Year	2003
Description	Author affiliation: Coll. of Comput. Sci. & Eng., Univ. of Electr. Sci. & Technol. of China, Chengdu, China (Junfeng Wang)
Abstract	A key issue in one-way metrics measurement is the removal of relative clock offset in the situation of without external clock synchronization mechanisms for the end-to-end hosts. The relative clock offset is resulted from clock dynamics including clock adjustment, frequency adjustment and clock drift. Many efforts have been done on the removal of clock skew (related to frequency) in OWD measurement. Most researches are based on the assumption that the clock skew retains constant and without clock adjustments and drifts during measurement. But this does not hold according to our practical measurements and other work. In fact, it is found that host clocks might be subject to gradual or instantaneous clock adjustments and frequency adjustments in operation. We discuss the detection of clock dynamics in OWD measurement, with the time series segmentation technology. An algorithm is proposed to estimate the relative clock offset with only unidirectional probe packets. Experiments results show that the algorithm can provide reasonable clock dynamics detection and informative OWD estimation.
Starting Page	424
Ending Page	429
File Size	390981
Page Count	6
File Format	PDF
ISBN	0780378407
DOI	10.1109/PDCAT.2003.1236338
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-08-29
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Frequency estimation Educational institutions Computers Frequency synchronization Frequency measurement Time measurement Probes Delay estimation Frequency conversion
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in