NDLI: Design and evaluation of wafer scale clock distribution

Content Provider	IEEE Xplore Digital Library
Author	Keezer, D.C. Jain, V.K.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. Eng., Univ. of South Florida, Tampa, FL, USA (Keezer, D.C.; Jain, V.K.)
Abstract	The authors describe a computer program which is used for simulating the performance of large wafer scale integration clock distribution networks, made up of both passive transmission line elements and active buffers. The theoretical basis for the model is briefly reviewed. The authors present several example networks for 4-in wafers, comparing the AC performances as a function of power dissipation, layout area, and harvesting yield. The sensitivity of performance (as measured by propagation delays and clock skew) to random or systematic process-related fluctuations and defects is calculated using the model. A new measurement system is introduced for electrically characterizing the performance of clock distribution networks on fabricated wafers and within multichip modules.
Starting Page	168
Ending Page	175
File Size	369074
Page Count	8
File Format	PDF
ISBN	0818624825
DOI	10.1109/ICWSI.1992.171808
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-01-22
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Semiconductor device modeling Power system modeling Computer networks Distributed computing Computational modeling Computer simulation Wafer scale integration Power transmission lines Transmission line theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power distribution modelling of high performance first level computer packages

Global clock distribution using standing wave resonant on transmission lines

Real-time methods for power-transmission networks simulation

Modeling, measurement, and simulation of simultaneous switching noise

Decoupled simulation of multi-stage power electronic systems using transmission-line links

Optimum chip clock distribution networks

Integrated Placement and Skew Optimization for Rotary Clocking

Hierarchical distributed simulation for 300mm wafer fab

Evaluate simulation design alternatives for large scale manufacturing systems

Design and evaluation of wafer scale clock distribution

Similar Documents

Power distribution modelling of high performance first level computer packages

Global clock distribution using standing wave resonant on transmission lines

Real-time methods for power-transmission networks simulation

Modeling, measurement, and simulation of simultaneous switching noise

Decoupled simulation of multi-stage power electronic systems using transmission-line links

Optimum chip clock distribution networks

Integrated Placement and Skew Optimization for Rotary Clocking

Hierarchical distributed simulation for 300mm wafer fab

Evaluate simulation design alternatives for large scale manufacturing systems

Design and evaluation of wafer scale clock distribution