NDLI: Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications

Content Provider	IEEE Xplore Digital Library
Author	Luo, Z.J. Ma, T.P. Cartier, E. Copel, M. Tamagawa, T. Halpern, B.
Copyright Year	2001
Description	Author affiliation: Dept. of Electr. Eng., Yale Univ., New Haven, CT, USA (Luo, Z.J.)
Abstract	With the dramatic scaling of the CMOS devices, ZrO/sub 2/ and its silicates (Qi et al., 1999; Ma et al., 1999) are considered to be among the most promising candidates to replace conventional SiO/sub 2/ as gate dielectrics. In this study, we report on the electrical and physical properties of ultra-thin Zr silicate/ZrO/sub 2/ films deposited by the jet-vapor-deposition (JVD) process (Guo et al., 1998). Both MOS capacitors and NMOSFETs were successfully fabricated. It is shown that films with equivalent oxide thickness (EOT) of 1 nm possess high thermal stability, low leakage, high reliability and other good electrical properties. Our analysis also shows that the composition of JVD films varies with thickness. Thinner films are found to be Zr silicate-like, whereas thicker films are likely graded with a transition to stoichiometric ZrO/sub 2/. The presence of a thermally stable Zr silicate layer may prevent the formation of interfacial SiO/sub 2/, despite the fact that as-deposited films are found to be oxygen rich. In contrast to most other ZrO/sub 2/ films reported in the literature, the EOTs of our films decrease after post deposition annealing. In addition, these films were found to survive annealing temperatures as high as 1000/spl deg/C, suggesting that JVD ZrO/sub 2//silicate can be used in a conventional CMOS process without the need for a replacement gate process.
Starting Page	135
Ending Page	136
File Size	331004
Page Count	2
File Format	PDF
ISBN	4891140127
DOI	10.1109/VLSIT.2001.934986
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-06-12
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Japan Soc. Of Applied Phys.
Subject Keyword	Thermal stability Annealing Zirconium Temperature Dielectric substrates Voltage MOS capacitors MOSFETs Electrodes Dielectric breakdown
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance of MOSFETs with ultra thin ZrO/sub 2/ and Zr silicate gate dielectrics

MOS characteristics of ultra thin rapid thermal CVD ZrO/sub 2/ and Zr silicate gate dielectrics

ZrO/sub 2/ and ZrO/sub 2//Y/sub 2/O/sub 3/ gate dielectrics prepared by evaporation and annealing processes

Sub-quarter micron Si-gate CMOS with ZrO/sub 2/ gate dielectric

Thermally stable ultra-thin Zr silicate for CMOS applications

High-quality ultra-thin HfO/sub 2/ gate dielectric MOSFETs with TaN electrode and nitridation surface preparation

MOS devices with high quality ultra thin CVD ZrO/sub 2/ gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes

Thermal stability of ruthenium MOS gate electrodes

High quality ultra thin CVD HfO/sub 2/ gate stack with poly-Si gate electrode

Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications

Similar Documents

Performance of MOSFETs with ultra thin ZrO/sub 2/ and Zr silicate gate dielectrics

MOS characteristics of ultra thin rapid thermal CVD ZrO/sub 2/ and Zr silicate gate dielectrics

ZrO/sub 2/ and ZrO/sub 2//Y/sub 2/O/sub 3/ gate dielectrics prepared by evaporation and annealing processes

Sub-quarter micron Si-gate CMOS with ZrO/sub 2/ gate dielectric

Thermally stable ultra-thin Zr silicate for CMOS applications

High-quality ultra-thin HfO/sub 2/ gate dielectric MOSFETs with TaN electrode and nitridation surface preparation

MOS devices with high quality ultra thin CVD ZrO/sub 2/ gate dielectrics and self-aligned TaN and TaN/poly-Si gate electrodes

Thermal stability of ruthenium MOS gate electrodes

High quality ultra thin CVD HfO/sub 2/ gate stack with poly-Si gate electrode

Ultra-thin ZrO/sub 2/ (or silicate) with high thermal stability for CMOS gate applications