NDLI: Optimal wordlength assignment for the discrete wavelet transform in VLSI

Content Provider	IEEE Xplore Digital Library
Author	Choi, H. Burleson, W.P. Phatak, D.S.
Copyright Year	1993
Description	Author affiliation: Dept. of Electr. & Comput. Eng. Dept., Massachusetts Univ., Amherst, MA, USA (Choi, H.; Burleson, W.P.; Phatak, D.S.)
Abstract	Dedicated VLSI implementation of DSP functions allows unequal wordlengths to be assigned to different intermediate variables in order to trade precision for area, power and speed. The authors present a method for determining the optimal wordlengths for the filter bank tree of the Discrete Wavelet Transform (DWT). In several applications such as image or speech coding, only the lower half subband is iteratively decomposed in the filter bank tree structure until a desired frequency resolution is achieved. As a result, the roundoff noise contribution (due to finite wordlength assignment) to the highest subband can be substantially different from that of the other subbands. The fixed point roundoff error expressions for DWT are derived from a statistical model. The optimal wordlength assignment problem is then formulated as balancing the roundoff noise power for each subband, while satisfying a desired total output noise constraint. It is shown to be a Quadratic Programming (QP) problem in general. For the particular case under consideration, it is then simplified and shown to be reducible to a Constrained Least Squares (CLS) problem. A solution to this CLS problem determines the optimal wordlengths. The results illustrate that it is possible to achieve a significant reduction in the wordlength assigned to the output of the high-pass filter(s) in the analysis filter bank. A reduced wordlength in turn implies a more efficient data compression. Thus, the incorporation of precision constraints can yield additional bit-savings in applications like subband coding.
Starting Page	325
Ending Page	333
File Size	490150
Page Count	9
File Format	PDF
ISBN	0780309960
DOI	10.1109/VLSISP.1993.404473
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete wavelet transforms Filter bank Quadratic programming Very large scale integration Digital signal processing Speech coding Tree data structures Frequency Image resolution Roundoff errors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in