NDLI: Instruction-set modelling for ASIP code generation

Content Provider	IEEE Xplore Digital Library
Author	Leupers, R. Marwedel, P.
Copyright Year	1995
Description	Author affiliation: Dept. of Comput. Sci., Dortmund Univ., Germany (Leupers, R.; Marwedel, P.)
Abstract	A main objective in code generation for ASIPs is to develop retargetable compilers in order to permit exploration of different architectural alternatives within short turnaround time. Retargetability requires that the compiler is supplied with a formal description of the target processor. This description is usually transformed into an internal instruction set model, on which the actual code generation operates. In this contribution we analyze the demands on instruction set models for retargetable code generation, and we present a formal instruction set model which meets these demands. Compared to previous work, it covers a broad range of instruction formats and includes a detailed view of inter-instruction restrictions.
Starting Page	77
Ending Page	80
File Size	469885
Page Count	4
File Format	PDF
ISBN	0818672285
ISSN	10639667
DOI	10.1109/ICVD.1996.489460
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-01-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific processors Decoding Computer science Logic Hardware High level languages Registers Digital signal processing Microprogramming Very large scale integration
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instruction-set matching and selection for DSP and ASIP code generation

Code generation for embedded processors

VS-ISA: A Video Specific Instruction Set Architecture for ASIP Design

Retargetable generation of code selectors from HDL processor models

MetaCore: an application specific DSP development system

Future Trends in Digital Signal Processors

ASIP micro-code generation from high-level specifications

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding

Generation of interpretive and compiled instruction set simulators

Instruction-set modelling for ASIP code generation

Similar Documents

Instruction-set matching and selection for DSP and ASIP code generation

Code generation for embedded processors

VS-ISA: A Video Specific Instruction Set Architecture for ASIP Design

Retargetable generation of code selectors from HDL processor models

MetaCore: an application specific DSP development system

Future Trends in Digital Signal Processors

ASIP micro-code generation from high-level specifications

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding

Generation of interpretive and compiled instruction set simulators

Instruction-set modelling for ASIP code generation