NDLI: BER-based Adaptation of I/O Link Equalizers

Please wait, while we are loading the content...

2015 Symposium on VLSI Circuits (VLSI Circuits)

2014 Symposium on VLSI Circuits Digest of Technical Papers

2013 Symposium on VLSI Circuits

2012 Symposium on VLSI Circuits (VLSIC)

2011 Symposium on VLSI Circuits - Digest of Technical Papers

2010 Symposium on VLSI Circuits

2009 Symposium on VLSI Circuits

2008 IEEE Symposium on VLSI Circuits

2007 IEEE Symposium on VLSI Circuits

Acknowledgement

Contributor Listings

Conference Schedule

Table of contents

Contributor Listings

Society related material

Society related material

Mobile Terminals toward LTE and Requirements on Device Technologies

Limits of Power Consumption in Analog Circuits

A Trimming-Free CMOS Bandgap-Reference Circuit with Sub-1-V-Supply Voltage Operation

A very wideband fully balanced active RC polyphase filter based on CMOS inverters in 0.18μm CMOS technology

A 5 kV HBM transformer-based ESD protected 5-6 GHz LNA

An Integrated 1.2V-to-6V CMOS Charge-Pump for Electret Earphone

Dual Threshold Preamplifier and Multi-Channel DSP for Human Factored Digital Hearing Aid Chip

High Performance Processor Development for Consumer Electronics Game Processor Perspective

Ambient electronics with organic transistors

Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits

An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise

A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping

A 1.92 μs-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processors

$0.0234mm^{2}/1mW$ DCO Based Clock/Data Recovery for Gbit/s Applications

Precursor ISI Reduction in High-Speed I/O

A 8-Gbps Low-Latency Multi-Drop On-Chip Transmission Line Interconnect with 1.2-mW Two-Way Transceivers

1 Gbit/s bidirectional full-wire rate communication LSI for residential gateways

A $200-μV/e^{-}$ CMOS image sensor with $100-ke^{-}$ full well capaclty

A Single-Photon Avalanche Diode Imager for Fluorescence Lifetime Applications

A CMOS Readout Circuit for Silicon Resonant Accelerometer with 32-ppb bias stability

A Class AB Amplifier for LCD Driver

Performance and Variability Optimization Strategies in a Sub-200mV, 3.5pJ/inst, 11nW Subthreshold Processor

A 85mV 40nW Process-Tolerant Subthreshold 8×8 FIR Filter in 130nm Technology

An Optimal Supply Voltage Determiner Circuit for Minimum Energy Operations

Skew-Tolerant Global Synchronization Based on Periodically All-in-Phase Clocking for Multi-Core SOC Platforms

Timing Orthogonal Capacitance Multiplication Technique for PLL

A 0.5-V 1.9-GHz low-power phase-locked loop in 0.18-μm CMOS

A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation

A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue

A 60-GHz CMOS Receiver with Frequency Synthesizer

A 75GHz PLL Front-End Integration in 65nm SOI CMOS Technology

76GHz CMOS Voltage-Controlled Oscillator with 7% Frequency Tuning Range

A 63-GHz voltage-controlled oscillator in 0.18-μm CMOS

A 1.5V, 1.6Gb/s/pin, 1Gb DDR3 SDRAM with an Address Queuing Scheme and Bang-Bang Jitter Reduced DLL Scheme

Processor-Based Built-in Self-Optimizer for 90nm Diode-Switch PRAM

Time Discrete Voltage Sensing and Iterative Programming Control for a $4F^{2}$ Multilevel CBRAM

A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing Program Scheme for Sub-40nm MLC NAND Flash Memories and beyond

A 70nm 16Gb 16-level-cell NAND Flash Memory

A 2.5mW 80dB DR 36dB SNDR 22MS/s Logarithmic Pipeline ADC

A 14b Low-power Pipeline A/D Converter Using a Pre-charging Technique

A 9Onm CMOS $0.28mm^{2}$ 1V 12b 40MS/s ADC with 0.39pJ/Conversion-Step

A 150MS/s 14-bit Segmented DEM DAC with Greater than 83dB of SFDR Across the Nyquilst band

A 0.5V 8bit 10Msps Pipelined ADC in 90nm CMOS

A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P

Design of a Multi-Core SoC with Configurable Heterogeneous 9 CPUs and 2 Matrix Processors

A 19-mode $8.29mm^{2}$ 52-mW LDPC Decoder Chipp for IEEE 802.16e System

Heterogeneous Multiprocessor on a Chip Which Enables 54x AAC-LC Stereo Encoding

Notice of Violation of IEEE Publication Principles 0.13μ CMOS hybrid TV tuner using a calibrated image and harmonic rejection mixer

A Fully Integrated Low-IF Image Reject Receiver for T-DMB and DAB Applications

Notice of Violation of IEEE Publication Principles Zero-Second-IF SiGe BiCMOS Satellite Radio Tuner Using a Dual RF/IF AGC Loop

A $0.016mm^{2},$ 2.4GHz RF signal quality measurement macro for RF test and diagnosis

Homogenous Dual-Processor core with Shared L1 Cache for Mobile Multimedia SoC

An 8.6mW 12.5Mvertices/s 800MOPS $8.91mm^{2}$ Stream Processor Core for Mobile Graphics and Video Applications

A 152mW Mobille Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG

2.8 to 67.2mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications

A 65-nm Mobile Multimedia Applications Processor with an Adaptive Power Management Scheme to Compensate for Variations

Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application

A Fully Integrated 36MHz to 230MHz Multiplying DLL with Adaptive Current Tuning

A PVT Tolerant PLL with On-Chip Loop-Transfer-Function Calibration Circuit

A Dual PFD Phase Rotating Multi-Phase PLL for 5Gbps PCI Express Gen2 Multi-Lane Serial Link Receiver in 0.13um CMOS

A 1.2-V 77-dB 7.5-MHz Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator

A Low Power Sigma-Delta Modulator Using Class-C Inverter

A Split 2-0 MASH with Dual Digital Error Correction

A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays

A 10-bit 20MHz 38mW 950MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13u cmos

6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM

A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS

A 45nm 2port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R/W access issues

An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment

Fast-locking Hybrid PLL Synthesizer Combining Integer & Fractional Divisions

A CMOS ΔΣ fractional-n frequency synthesizer with quantization noise pushing technique

A 21-GHz Fractional-N Synthesizer in 130-nm CMOS

A Wide Locking Range and Low Power V-band Frequency Divider in 90nm CMOS

A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS

An 11 Gb/s 2.4 mW Half-Rate Sampling 2-Tap DFE Receiver in 6Snm CMOS

A Jitter-Tolerance-Enhanced CDR Using a GDCO-Based Phase Detector

18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOS

A High Efficiency DC-DC Converter Using 2nH On-Chip Inductors

A 100μ a digital controller with transient enhancement for dynamic voltage output switching-type DC-DC converter

A Delay Locked Loop Synchronization Scheme for High Frequency Multiphase Hysteretic DC-DC Converters

An Ultra Fast Fixed Frequency Buck Converter with Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications

A 14-Gb/s 32 mW AC coupled receiver in 90-nm CMOS

A 5.2Gbps $hypertransport^{TM}$ integrated AC coupled receiver with DFR DC restore

BER-based Adaptation of I/O Link Equalizers

A 24Gb/s Software Programmable Multi-Channel Transmitter

A 5.1GHz $0.34mm^{2}$ Router for Network-on-Chip Applications

RF2: A 1GHz FIR Filter with Distributed Resonant Clock Generator

A 6.5GHz 54mW 64-bit Parity-Checking Adder for 65nm Fault-Tolerant Microprocessor Execution Cores

A Design Methodology Realizing an Over GHz Synthesizable Streaming Processing Unit

A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC

A 2-GHz Direct Sampling Delta-Sigma Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL

A 2.2 Gb/s DQPSK Baseband Receiver in 90-nm CMOS for 60 GHz Wireless Links

A 108/98 pJ/b 1Gbps Fully Integrated Interference Tolerant Frequency Channelized UWB Transmitter/Receiver

A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS

A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90nm CMOS

A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS

A 12-GS/s Phase-Calibrated CMOS Digital-to-Analog Converter

A Compact eFUSE Programmable Array Memory for SOI CMOS

A 512×8 electrical fuse memory with $15μm^{2}$ cells using 8-sq asymmetric fuse and core devices in 90nm CMOS

Effect of Power Supply Noise on SRAM Dynamic Stability

A Sub-600mV, Fluctuation tolerant 65nm CMOS SRAM Array with Dynamic Cell Biasing

Investigation of Increased Multi-Bit Failure Rate Due to Neutron Induced SEU in Advanced Embedded SRAMs

A 2.4GHz ISM-band digital CMOS wireless transceiver with an intra-symbol adaptively intermittent Rx

A CMOS UWB-IR Receiver Analog Front End with Intermittent Operation

An Injection-Locked 5.2 GHz SoC Transceiver with On-Chip Antenna for Self-Powered RFID and Medical Sensor Applications

1-cc Computer: Cross-Layer Integration with 3.4-nW/bps Link and 22-cm Locationing

AC Power Supply Circuits for Energy Harvesting

Society related material

Society related material

2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.

Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.

2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525)

2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)

2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185)

2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)

1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326)

1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)

Symposium 1997 on VLSI Circuits

1996 Symposium on VLSI Circuits. Digest of Technical Papers

Digest of Technical Papers., Symposium on VLSI Circuits.

Proceedings of 1994 IEEE Symposium on VLSI Circuits

Symposium 1993 on VLSI Circuits

1992 Symposium on VLSI Circuits Digest of Technical Papers

1991 Symposium on VLSI Circuits

Digest of Technical Papers., 1990 Symposium on VLSI Circuits

Symposium 1989 on VLSI Circuits

Symposium 1988 on VLSI Circuits

BER-based Adaptation of I/O Link Equalizers

Content Provider	IEEE Xplore Digital Library
Author	E-Hung Chen Jihong Ren Zerbe, J. Leibowitz, B. Haechang Lee Stojanovic, V. Chih-Kong Ken Yang
Copyright Year	2007
Description	Author affiliation: California Univ., Los Angeles (E-Hung Chen)
Abstract	Many equalization techniques have been demonstrated for multi-Gb/s I/O transceivers in order to compensate for the limited bandwidth of the communication medium. Since the performance of links is typically defined by the bit-error-rate (BER), this paper proposes a new adaptation method using the BER as the objective function to maximize the receiver voltage margin. Measurement results compare the new algorithm with commonly used sign-sign least mean square (SS-LMS) adaptation. The results show significant improvement when applied to a transmitter FIR equalizer with peak power constraint, and modest improvement when used in a receiver DFE.
Starting Page	36
Ending Page	37
File Size	2748611
Page Count	2
File Format	PDF
ISBN	9784900784048
DOI	10.1109/VLSIC.2007.4342756
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-14
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	JSAP
Subject Keyword	Bit error rate Voltage Transmitters Intersymbol interference Finite impulse response filter Transceivers Decision feedback equalizers Semiconductor device measurement Degradation Testing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in