NDLI: Mitigating Pilot Contamination by Pilot Reuse and Power Control Schemes for Massive MIMO Systems

Content Provider	IEEE Xplore Digital Library
Author	Saxena, V. Fodor, G. Karipidis, E.
Copyright Year	2015
Description	Author affiliation: R. Inst. of Technol., Stockholm, Sweden (Karipidis, E.) \|\| Ericsson Res., Stockholm, Sweden (Saxena, V.; Fodor, G.)
Abstract	The performance of massive multiple input multiple output systems may be limited by inter-cell pilot contamination (PC) unless appropriate PC mitigation or avoidance schemes are employed. In this paper we develop techniques based on existing long term evolution (LTE) measurements - open loop power control (OLPC) and pilot sequence reuse schemes, that avoid PC within a group of cells. We compare the performance of simple least-squares channel estimator with the higher-complexity minimum mean square error estimator, and evaluate the performance of the recently proposed coordinated pilot allocation (CPA) technique (which is appropriate in cooperative systems). The performance measures of interest include the normalized mean square error of channel estimation, the downlink signal-to-interference-plus-noise and spectral efficiency when employing maximum ratio transmission or zero forcing precoding at the base station. We find that for terminals moving at vehicular speeds, PC can be effectively mitigated in an operation and maintenance node using both the OLPC and the pilot reuse schemes. Additionally, greedy CPA provides performance gains only for a fraction of terminals, at the cost of degradation for the rest of the terminals and higher complexity. These results indicate that in practice, PC may be effectively mitigated without the need for second-order channel statistics or inter-cell cooperation.
Starting Page	1
Ending Page	6
File Size	1708380
Page Count	6
File Format	PDF
ISBN	9781479980888
DOI	10.1109/VTCSpring.2015.7145932
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-11
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Channel estimation Interference Estimation Antennas Signal to noise ratio Partial transmit sequences Power control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in