NDLI: Viterbi decoder aided equalization and sampling clock tracking for OFDM WLAN

Content Provider	IEEE Xplore Digital Library
Author	Hyung-Woo Kim Chae-Hyun Lim Dong-Seog Han
Copyright Year	2004
Description	Author affiliation: Sch. of Electron. & Electr. Eng., Kyungpook Nat. Univ., South Korea (Hyung-Woo Kim; Chae-Hyun Lim; Dong-Seog Han)
Abstract	IEEE 802.11a is a standard for the high-speed wireless local area network (WLAN), supporting from 6 up to 54 Mbit/s in a 5 GHz band. There are training sequences for the IEEE802.11a standard in the preamble for channel equalization and sampling timing tracking. However, the preamble is only at the initial transmission. Thereby, it is not easy to track channel variations and sampling phase errors even though there are four pilot samples in each symbol of 52 subcarriers. We propose a channel equalization algorithm and a sampling clock tracking algorithm by utilizing the Viterbi decoder output of the IEEE 802.11a WLAN standard. The proposed channel equalizer adaptively compensates channel variations. The proposed system uses re-encoded Viterbi decoder outputs as reference symbols for the adaptation of the channel equalizer. It also extracts sampling phase information with the Viterbi decoder outputs for fine adjustment of the sampling clock. The proposed sampling timing recovery and equalizer are more robust to noise and frequency selective fading environments than conventional systems using only four pilot samples.
Starting Page	3738
Ending Page	3742
File Size	200320
Page Count	5
File Format	PDF
ISBN	0780385217
ISSN	10903038
DOI	10.1109/VETECF.2004.1404763
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-09-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hyung-Woo Kim Chae-Hyun Lim Dong-Seog Han Clocks OFDM Wireless LAN Equalizers Timing Data mining Noise robustness
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in