NDLI: A fast-processing modulation strategy for three-phase four-leg neutral-point-clamped inverter based on the circuit-level decoupling concept

Content Provider	IEEE Xplore Digital Library
Author	Ghoreishy, Hoda Zhang, Zhe Thomsen, Ole C. Andersen, Michael A. E.
Copyright Year	2012
Description	Author affiliation: Department of Electrical Engineering, Technical University of Denmark, Kgs. Lyngby, Denmark (Ghoreishy, Hoda; Zhang, Zhe; Thomsen, Ole C.; Andersen, Michael A. E.)
Abstract	In this paper, a modulation strategy based on the circuit-level decoupling concept is proposed and investigated for the three-level four-leg neutral-point-clamped (NPC) inverter, with the aim of delivering power to all sorts of loads, linear/nonlinear and balanced/unbalanced. By applying the proposed modulation strategy, the four-leg NPC inverter can be decoupled into three three-level Buck converters in each defined operating section. This makes the controller design much simpler compared to the conventional four-leg NPC inverter controllers. Also, this technique can be implemented with a simple logic and can be processed very quickly. Moreover, the switching loss is reduced substantially and the dc-link capacitors' voltages balance is also achieved without any feedback control. The proposed modulation technique is verified by the experiment.
Starting Page	274
Ending Page	280
File Size	988354
Page Count	7
File Format	PDF
ISBN	9781457720857
DOI	10.1109/IPEMC.2012.6258848
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-02
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inverters Voltage control Switches Phase modulation Capacitors Pulse width modulation three-level circuit-level decoupling inverter neutral-point-clamped PWM modulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Discontinuous PWM Modulation Strategy With Circuit-Level Decoupling Concept of Three-Level Neutral-Point-Clamped (NPC) Inverter

A carrier-based PWM strategy for three-level neutral-point-clamped voltage source inverters

Simple carrier-based pulse-width modulation scheme for three-phase four-wire neutral-point-clamped inverters with neutral-point balancing

Research on Neutral-point Balancing Control for Three-level NPC Inverter Based on Correlation between Carrier-based PWM and SVPWM

The circuit-level decoupling modulation strategy for three-level neutral-point-clamped (TL-NPC) inverter

Study on double modulation wave carrier-based PWM for three-level neutral-point-clamped inverters

Capacitor balancing method for neutral point clamped three-level inverter

Time-Offset Injection Method for Neutral-Point AC Ripple Voltage Reduction in a Three-Level Inverter

Bus clamping PWM for three level neutral point clamped inverters

A fast-processing modulation strategy for three-phase four-leg neutral-point-clamped inverter based on the circuit-level decoupling concept

Similar Documents

Discontinuous PWM Modulation Strategy With Circuit-Level Decoupling Concept of Three-Level Neutral-Point-Clamped (NPC) Inverter

A carrier-based PWM strategy for three-level neutral-point-clamped voltage source inverters

Simple carrier-based pulse-width modulation scheme for three-phase four-wire neutral-point-clamped inverters with neutral-point balancing

Research on Neutral-point Balancing Control for Three-level NPC Inverter Based on Correlation between Carrier-based PWM and SVPWM

The circuit-level decoupling modulation strategy for three-level neutral-point-clamped (TL-NPC) inverter

Study on double modulation wave carrier-based PWM for three-level neutral-point-clamped inverters

Capacitor balancing method for neutral point clamped three-level inverter

Time-Offset Injection Method for Neutral-Point AC Ripple Voltage Reduction in a Three-Level Inverter

Bus clamping PWM for three level neutral point clamped inverters

A fast-processing modulation strategy for three-phase four-leg neutral-point-clamped inverter based on the circuit-level decoupling concept