NDLI: Certification-Cognizant Time-Triggered Scheduling of Mixed-Criticality Systems

Content Provider	IEEE Xplore Digital Library
Author	Baruah, S. Fohler, G.
Copyright Year	2011
Abstract	In many modern embedded platforms, safety-critical functionalities that must be certified correct to very high levels of assurance co-exist with less critical software that are not subject to certification requirements. Recent research in real-time scheduling theory has yielded some promising techniques for meeting the dual goals of (i) being able to certify the safety-critical functionalities under very conservative assumptions, and (ii) ensuring high utilization of platform resources under less pessimistic assumptions. This research has centered on an event-triggered/ priority-driven approach to scheduling. However current practice in many safety-critical domains, including (the safety-critical components of) automotive and avionics systems and factory automation, favors a time-triggered approach. In such time-triggered systems, non-interference of safety-critical components by non-critical ones is ensured by strict isolation between components of different criticalities, although such isolation facilitates the certification of the safety-critical functionalities, it can cause very low resource utilization. The research reported in this document is, to our knowledge, the first to study time-triggered scheduling from the perspective of both ensuring certifiability of high-criticality functionalities, and obtaining high resource utilization as in (i) and (ii) above. We present algorithms for time-triggered scheduling of mixed-criticality systems that offers resource utilization guarantees similar to those of event-triggered scheduling. Since the time-triggered approach currently seems to find greater acceptability with certification authorities, it is hoped that this research will hasten the adoption of these results in building embedded systems that are subject to mandatory certification.
Starting Page	3
Ending Page	12
File Size	316818
Page Count	10
File Format	PDF
ISBN	9781457720000
ISSN	10528725
DOI	10.1109/RTSS.2011.9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-29
Publisher Place	Austria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Schedules Processor scheduling Scheduling Resource management Real time systems Upper bound Dispatching
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Mixed-Criticality Scheduling upon Varying-Speed Processors

Effective and Efficient Scheduling of Certifiable Mixed-Criticality Sporadic Task Systems

The schedulability region of two-level mixed-criticality systems based on EDF-VD

Demand-Based Scheduling of Mixed-Criticality Sporadic Tasks on One Processor

Timing anomalies in dynamically scheduled microprocessors

Scheduling Mixed-Criticality Implicit-Deadline Sporadic Task Systems upon a Varying-Speed Processor

Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (VISA)

Competitive algorithms for fine-grain real-time scheduling

Response Time Upper Bounds for Fixed Priority Real-Time Systems

Certification-Cognizant Time-Triggered Scheduling of Mixed-Criticality Systems

Similar Documents

Mixed-Criticality Scheduling upon Varying-Speed Processors

Effective and Efficient Scheduling of Certifiable Mixed-Criticality Sporadic Task Systems

The schedulability region of two-level mixed-criticality systems based on EDF-VD

Demand-Based Scheduling of Mixed-Criticality Sporadic Tasks on One Processor

Timing anomalies in dynamically scheduled microprocessors

Scheduling Mixed-Criticality Implicit-Deadline Sporadic Task Systems upon a Varying-Speed Processor

Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (VISA)

Competitive algorithms for fine-grain real-time scheduling

Response Time Upper Bounds for Fixed Priority Real-Time Systems

Certification-Cognizant Time-Triggered Scheduling of Mixed-Criticality Systems