NDLI: A Generic Framework for Soft Real-Time Program Executions on NAND Flash Memory in Multi-Tasking Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Duhee Lee Chang-gun Lee Kanghee Kim
Copyright Year	2009
Abstract	This paper proposes a novel technique called mRT-PLRU (Multi-tasking Real-Time constrained combination of Pinning and LRU), which forms a generic framework to use inexpensive nonvolatile NAND flash memory for storing and executing real-time programs in multi-tasking environments. In order to execute multiple real-time tasks stored in NAND flash memory with the minimal usage of expensive RAM, the mRT-PLRU is optimally configured in two steps. In the first step, the per-task analysis finds the function of RAM size vs. execution time for each individual task. Using these functions for all the tasks as inputs, the second-step called a stochastic-analysis-in-loop optimization conducts an iterative convex optimization with the stochastic-analysis for the probabilistic schedulability check. As a result, the optimization loop can optimally allocate RAM to multiple tasks such that their deadlines are probabilistically guaranteed with the minimal usage of RAM. Moreover, the mRT-PLRU is optimally configured in a developer-transparent way without giving any burden to the program developer, which is essential for the embedded system industry under a high pressure of time-to-market. The usefulness of the developed technique is intensively verified through both simulation and actual implementation. Our experimental study shows that mRT-PLRU can save up to 80% of RAM required by the industry-common shadowing approach.
Starting Page	93
Ending Page	104
File Size	1028131
Page Count	12
File Format	PDF
ISBN	9780769538754
ISSN	10528725
DOI	10.1109/RTSS.2009.33
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Embedded system Read-write memory Random access memory Time to market Shadow mapping Portable media players Nonvolatile memory Job shop scheduling Cellular phones NAND flash memory Real-time
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-Time Program Execution on NAND Flash Memory for Portable Media Players

Swap-Aware Garbage Collection for NAND Flash Memory Based Embedded Systems

Preemption Threshold Scheduling: Stack Optimality, Enhancements and Analysis

Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs

Characterizing virtual memory write references for efficient page replacement in NAND flash memory

Non-preemptive demand paging technique for NAND flash-based real-time embedded systems

Cost-efficient memory architecture design of NAND flash memory embedded systems

Fast mounting method for NAND flash memory file system using offset information

RT-PLRU: A New Paging Scheme for Real--Time Execution of Program Codes on NAND Flash Memory for Portable Media Players

A Generic Framework for Soft Real-Time Program Executions on NAND Flash Memory in Multi-Tasking Embedded Systems

Similar Documents

Real-Time Program Execution on NAND Flash Memory for Portable Media Players

Swap-Aware Garbage Collection for NAND Flash Memory Based Embedded Systems

Preemption Threshold Scheduling: Stack Optimality, Enhancements and Analysis

Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs

Characterizing virtual memory write references for efficient page replacement in NAND flash memory

Non-preemptive demand paging technique for NAND flash-based real-time embedded systems

Cost-efficient memory architecture design of NAND flash memory embedded systems

Fast mounting method for NAND flash memory file system using offset information

RT-PLRU: A New Paging Scheme for Real--Time Execution of Program Codes on NAND Flash Memory for Portable Media Players

A Generic Framework for Soft Real-Time Program Executions on NAND Flash Memory in Multi-Tasking Embedded Systems