NDLI: Integrated delay analysis of regulated ATM switch

Content Provider	IEEE Xplore Digital Library
Author	Joseph Kee-Yin Ng Shibin Song Wei Zhao
Copyright Year	1997
Description	Author affiliation: Dept. of Comput. Studies, Hong Kong Baptist Univ., Kowloon, Hong Kong (Joseph Kee-Yin Ng)
Abstract	We present an efficient and effective method to derive the worst case delay in an ATM switch. In an ATM switch, admitting a hard real-time connection requires the delays of cells belonging to the connection meeting their deadline without violating the guarantees already provided to connections that are currently active. Previous studies have shown that the real-time connection traffic and the available service can both be described by piecewise linear functions in terms of time. By utilizing the inverse of the arrival and service functions, we obtain an efficient and effective method to complete the worst case delay of a connection to an ATM switch. We analyze and compare the performance of an ATM switch with priority driven and FIFO scheduling policies under different utilization. We also compare the performance using our proposed integrated method with the traditional independent method. From simulation experiments, we found that our method always obtains a higher admission probability and a better estimation of cell delay within an ATM switch.
Starting Page	285
Ending Page	296
File Size	996131
Page Count	12
File Format	PDF
ISBN	0818666005
ISSN	10528725
DOI	10.1109/REAL.1997.641290
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-12-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Asynchronous transfer mode Switches Independent component analysis Quality of service Delay effects Piecewise linear techniques Processor scheduling Delay estimation Performance analysis Computational modeling
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in