NDLI: End-to-End Timing Analysis of Black-Box Models in Legacy Vehicular Distributed Embedded Systems

Content Provider	IEEE Xplore Digital Library
Author	Mubeen, S. Sjodin, M. Nolte, T. Lundback, J. Galnander, M. Lundback, K.-L.
Copyright Year	2015
Description	Author affiliation: Mlardalen Real-Time Res. Centre, Mlardalen Univ., Vsteras, Sweden (Mubeen, S.; Sjodin, M.; Nolte, T.) \|\| Arcticus Syst. AB, Jarfalla, Sweden (Lundback, J.; Galnander, M.; Lundback, K.-L.)
Abstract	A majority of existing techniques and tools, used in the vehicular industry, support the extraction of end-to-end timing models. Such models are used to perform timing analysis of distributed embedded systems at an abstraction level that is close to their implementation. This paper takes a first initiative to provide such a support at a higher level of abstraction. At such a level, the system can be modeled with inter-connected black-box models of nodes whose internal software architectures may not be available. However, most of the design decisions about network communication are available. This represents a typical scenario in the vehicular industry where most of the artifacts are reused from either legacy systems, other projects or previous releases of the vehicle. In this paper we present an approach for the extraction of end-to-end timing models at the highest level of abstraction used in the vehicular domain. Using these models, end-to-end path delay analysis of the systems can be performed at a higher abstraction level and at an early phase during the development. As a proof of concept we implement this technique in an industrial tool suite, Rubus-ICE, that is used for the development of these systems by several international companies. Using the extended tool, we conduct a vehicular-application case study.
Starting Page	149
Ending Page	158
File Size	519809
Page Count	10
File Format	PDF
e-ISBN	9781467378550
DOI	10.1109/RTCSA.2015.24
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-08-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Analytical models Ports (Computers) Vehicles Embedded systems Software architecture model- and based development End-to-end timing analysis distributed embedded systems vehicular embedded software
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards Extraction of Interoperable Timing Models from Component-Based Vehicular Distributed Embedded Systems

Analyzable Modeling of Legacy Communication in Component-Based Distributed Embedded Systems

Schedulability analysis of on-board satellite software based on model-driven and compositionality techniques

A Framework for Compositional Timing Analysis of Embedded Computer Systems

PRIDE - An Environment for Component-Based Development of Distributed Real-Time Embedded Systems

Translating Timing Constraints during Vehicular Distributed Embedded Systems Development

Integrating model-based formal timing analysis in the industrial development process of satellite on-board software

Supporting concurrent development of requirements and architecture: A model-based approach

Handling Cyclic Execution Paths in Timing Analysis of Component-Based Software

End-to-End Timing Analysis of Black-Box Models in Legacy Vehicular Distributed Embedded Systems

Similar Documents

Towards Extraction of Interoperable Timing Models from Component-Based Vehicular Distributed Embedded Systems

Analyzable Modeling of Legacy Communication in Component-Based Distributed Embedded Systems

Schedulability analysis of on-board satellite software based on model-driven and compositionality techniques

A Framework for Compositional Timing Analysis of Embedded Computer Systems

PRIDE - An Environment for Component-Based Development of Distributed Real-Time Embedded Systems

Translating Timing Constraints during Vehicular Distributed Embedded Systems Development

Integrating model-based formal timing analysis in the industrial development process of satellite on-board software

Supporting concurrent development of requirements and architecture: A model-based approach

Handling Cyclic Execution Paths in Timing Analysis of Component-Based Software

End-to-End Timing Analysis of Black-Box Models in Legacy Vehicular Distributed Embedded Systems