NDLI: Real time prototyping method and a case study

Content Provider	IEEE Xplore Digital Library
Author	Krupnova, H. Dinh Duc Anh Vu Saucier, G. Boubal, M.
Copyright Year	1998
Description	Author affiliation: Inst. Nat. Polytech. de Grenoble, France (Krupnova, H.)
Abstract	The paper presents a strategy for high-speed prototyping on FPGAs. The traditional "glue" synthesis strategy may not be sufficient for obtaining FPGA prototypes working at real speed. A key possibility to accelerate the performance of FPGA designs is the utilisation of the architectural features of modern FPGAs. To do this, no "push-button" solutions exists. The way to do this is to process one by one the critical blocks of the design and to decide about the implementation strategy for each block. As an example, a case study of a microprocessor circuit is presented. The microprocessor should be able to work in real time at 10 MHz frequency. To reach this speed in the Altera FLEX 10 KA technology, a special implementation strategy was elaborated for the microprocessor's RAM and ALU blocks.
Starting Page	13
Ending Page	18
File Size	92444
Page Count	6
File Format	PDF
ISBN	0818684798
ISSN	10746005
DOI	10.1109/IWRSP.1998.676662
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-06-05
Publisher Place	Belgium
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prototypes Computer aided software engineering Field programmable gate arrays Microprocessors Read-write memory Application specific integrated circuits Random access memory Acceleration Memory architecture Logic
Content Type	Text
Resource Type	Article
Subject	Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System development using Actel field programmable gate arrays

Hardware prototyping through programmable gate arrays

A novel FPGA architecture supporting wide, shallow memories

Rapid prototyping of reconfigurable coprocessors

Fast reconfiguration through difference compression

A case study: logic emulation-pitfalls and solutions

Hardware implementation of genetic algorithms using FPGA

Real-time prototyping in microprocessor/accelerator symbiosis

High performance configurable distributed hybrid memory in structured ASIC

Real time prototyping method and a case study

Similar Documents

System development using Actel field programmable gate arrays

Hardware prototyping through programmable gate arrays

A novel FPGA architecture supporting wide, shallow memories

Rapid prototyping of reconfigurable coprocessors

Fast reconfiguration through difference compression

A case study: logic emulation-pitfalls and solutions

Hardware implementation of genetic algorithms using FPGA

Real-time prototyping in microprocessor/accelerator symbiosis

High performance configurable distributed hybrid memory in structured ASIC

Real time prototyping method and a case study