NDLI: Development of optimized SVPWM algorithm based on CPLD

Content Provider	IEEE Xplore Digital Library
Author	Jianli Ye Ping Lin Wang Liqiao Zhongchao Zhang
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. Eng., Zhejiang Univ., Hangzhou, China (Jianli Ye; Ping Lin; Wang Liqiao; Zhongchao Zhang)
Abstract	Normal space vector PWM for three-phase voltage inverter has advantages in voltage utilization coefficient, current harmonic and over-modulation. Furthermore, the switching losses of the inverter are obviously reduced by controlling zero vectors properly. In this paper an optimized algorithm using neural network is presented, and the characteristics of neural network are introduced. This algorithm has advantages in increasing precision, reducing calculating time, reducing additional memory and the deterioration of the harmonic. This paper introduces a new CPLD (complex programmable logic device): ALTERA'S ACEX chip and EDA tool: MAX+PLUSII. For recent years, CPLD is increasingly developing very fast and has the advantages of high speed, large scale and easy-to-design software. It is convenient to use CPLD to design the circuit, simulate and verify the result, and it is also easy to debug the hardware using ISP (in system programmable). So this algorithm is easily realized. If it is necessary to adopt the improved algorithm, the only work we should do is to modify the algorithm in software, then download file to chip using ISP, it has nothing to do with the hardware circuit. Therefore, it is fit to design product and verify the algorithm using CPLD. At the end of this paper, the experimental results are shown, and the advantages are verified by these results.
Sponsorship	China Electrotechnical Soc. (CES) National Natural Sci. Found. of China (NSFC)
Starting Page	1603
Ending Page	1606
File Size	223624
Page Count	4
File Format	PDF
ISBN	7560518699
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-14
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Xi'an Jiaotong Univ. Press
Subject Keyword	Space vector pulse width modulation Pulse width modulation inverters Voltage Neural networks Circuits Hardware Software algorithms Switching loss Programmable logic devices Electronic design automation and methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Based FPGA Development of Optimized SVPWM Algorithm

Design and implementation of a CPLD-based SVPWM ASIC for variable-speed control of AC motor drives

A Switching Frequency Optimized Space Vector Pulse Width Modulation (SVPWM) Scheme for Cascaded Multilevel Inverters

Design of an FPGA-based space vector PWM generator for three-phase voltage-sourced inverters

A simple SVPWM algorithm for multilevel inverters

Design and implementation of FPGA-based control IC for 3-phase PWM inverter with optimized SVM schemes

A CPLD-based control IC for three-phase auxiliary resonant snubber inverter

New Three-phase Inverter with Dual-Loop Compensator

Space-vector PWM voltage control with optimized switching strategy

Development of optimized SVPWM algorithm based on CPLD

Similar Documents

Based FPGA Development of Optimized SVPWM Algorithm

Design and implementation of a CPLD-based SVPWM ASIC for variable-speed control of AC motor drives

A Switching Frequency Optimized Space Vector Pulse Width Modulation (SVPWM) Scheme for Cascaded Multilevel Inverters

Design of an FPGA-based space vector PWM generator for three-phase voltage-sourced inverters

A simple SVPWM algorithm for multilevel inverters

Design and implementation of FPGA-based control IC for 3-phase PWM inverter with optimized SVM schemes

A CPLD-based control IC for three-phase auxiliary resonant snubber inverter

New Three-phase Inverter with Dual-Loop Compensator

Space-vector PWM voltage control with optimized switching strategy

Development of optimized SVPWM algorithm based on CPLD