NDLI: Implementation of DSP-based three-level inverter with dead time compensation

Content Provider	IEEE Xplore Digital Library
Author	Zhichao Liu Pengju Kong Xuezhi Wu Lipei Huang
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. Eng., Tsinghua Univ., Beijing, China (Zhichao Liu; Pengju Kong; Xuezhi Wu; Lipei Huang)
Abstract	Three-level inverter has gained the advantage over traditional two-level inverter in high-voltage and high-power motor control. A 2.2 kW three-level voltage source PWM inverter for ac motor applications is described. Space vector modulation (SVM) algorithm is briefed for this inverter. To avoid the switches of the same bridge leg from turning on simultaneous, dead time is added through hardware circuit to secure the whole system. But it also causes current distortion. In order to compensate the voltage deviation resulting from the dead time, a simple but effective method based on the phase current direction is proposed. The difference between actual output voltages and reference ones is calculated at the beginning of every control cycle, and is compensated immediately. Thanks to the powerful floating-point operation capability and high operation precision, TMS320C32 DSP acts as the central unit that implements all the control strategies. PLD is used as PWM generator, which simplifies the structure of the hardware system. At the end of this paper, some simulative and experimental results are given to validate the feasibility.
Sponsorship	China Electrotechnical Soc. (CES) National Natural Sci. Found. of China (NSFC)
Starting Page	782
Ending Page	787
File Size	326635
Page Count	6
File Format	PDF
ISBN	7560518699
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-14
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Xi'an Jiaotong Univ. Press
Subject Keyword	Pulse width modulation inverters Voltage Hardware Pulse width modulation Motor drives AC motors Support vector machines Switching circuits Switches Bridge circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dead-time effects in voltage source inverter fed multi-phase AC motor drives and their compensation

The converter topology with half bridge inverter for switched reluctance motor drives

A novel dead time compensation method for PWM inverter

Space Vector Modulation of a Nine-Phase Voltage Source Inverter

Inverter output voltage synthesis using novel dead time compensation

AC/AC converter with four switch three phase structures

Space vector modulation with reduced switching losses for motor drive inverters

Characteristic of independent two induction motor drives fed by a five-leg inverter

A simple space-vector PWM algorithm for VSI-fed AC motor drives

Implementation of DSP-based three-level inverter with dead time compensation

Similar Documents

Dead-time effects in voltage source inverter fed multi-phase AC motor drives and their compensation

The converter topology with half bridge inverter for switched reluctance motor drives

A novel dead time compensation method for PWM inverter

Space Vector Modulation of a Nine-Phase Voltage Source Inverter

Inverter output voltage synthesis using novel dead time compensation

AC/AC converter with four switch three phase structures

Space vector modulation with reduced switching losses for motor drive inverters

Characteristic of independent two induction motor drives fed by a five-leg inverter

A simple space-vector PWM algorithm for VSI-fed AC motor drives

Implementation of DSP-based three-level inverter with dead time compensation