NDLI: Transient and total dose irradiation of BESOI 4K SRAM

Content Provider	IEEE Xplore Digital Library
Author	Hash, G.L. Schwank, J.R. Shaneyfelt, M.R.
Copyright Year	1994
Description	Author affiliation: Sandia Nat. Labs., Albuquerque, NM, USA (Hash, G.L.; Schwank, J.R.; Shaneyfelt, M.R.)
Abstract	A BESOI 4K SRAM was characterized in transient and total dose radiation environments. Transient upset level was explored as a function of radiation pulse width. A total dose experiment was performed to determine the level at which read or write failures occurred. In addition the total dose level at which imprinting occurred was determined. It was shown that devices fabricated in bonded and etchback (BESOI) technology should exhibit high dose-rate upset levels (above 10/sup 10/ rad(Si)/s) but may not be applicable for high total dose uses, especially if total dose imprinting is detrimental to the system. Total dose failures were observed above 4.3/spl times/10/sup 5/ rad(SiO/sub 2/) and imprinting occurred between 4 and 6/spl times/10/sup 4/ rad(SiO/sub 2/).
Starting Page	11
Ending Page	14
File Size	386940
Page Count	4
File Format	PDF
ISBN	0780320220
DOI	10.1109/REDW.1994.633029
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-07-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Random access memory Circuit testing Space technology Space vector pulse width modulation Photoconductivity Silicon on insulator technology Isolation technology Pulse measurements Integrated circuit testing Substrates
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low-power silicon-on-insulator PWM discriminator for biomedical applications

SOI-CMOS 4K SRAM with high dose oxygen implanted substrate

6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM

Electrical modeling for laser testing with different pulse durations

Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs

A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM

Evaluation of the performance and reliability of a 1M SRAM on fully-depleted SOI

A 25ns Full-Cmos 1mb Sram

A 0.65ns, 72kb Ecl-cmos Ram Macro For A 1mb Sram

Transient and total dose irradiation of BESOI 4K SRAM

Similar Documents

A low-power silicon-on-insulator PWM discriminator for biomedical applications

SOI-CMOS 4K SRAM with high dose oxygen implanted substrate

6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM

Electrical modeling for laser testing with different pulse durations

Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs

A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM

Evaluation of the performance and reliability of a 1M SRAM on fully-depleted SOI

A 25ns Full-Cmos 1mb Sram

A 0.65ns, 72kb Ecl-cmos Ram Macro For A 1mb Sram

Transient and total dose irradiation of BESOI 4K SRAM