NDLI: Clutter cancellation achievable with a digital waveform generator subjected to clock timing jitter

Content Provider	IEEE Xplore Digital Library
Author	Spong, R.N. Cooper, R.M.
Copyright Year	2000
Description	Author affiliation: Naval Electron. & Surveillance Syst., Lockheed Martin Corp., Syracuse, NY, USA (Spong, R.N.)
Abstract	As digital-to-analog converters get ever faster and more accurate, it becomes ever more feasible to replace analog waveform generation for a transmit exciter with digital circuitry. Simple equations have been obtained which relate clutter cancellation achievable with an LFM pulse compressor to clock timing jitter variance, LFM waveform bandwidth, digital IF frequency, and the sampling frequency. Equations derived in this paper show that the clutter cancellation ratio consists only of terms which contain the standard deviation of the jitter squared, /spl sigma//sub /spl tau///sup 2/ and terms with jitter raised to the 4th power, /spl sigma//sub /spl tau///sup 4/. All /spl sigma//sub /spl tau///sup 2/ terms are inversely proportional to the number of samples in the LFM waveform. The /spl sigma//sub /spl tau///sup 2/ terms dominate when the combination of jitter, digital IF, and waveform bandwidths are low enough. All jitter /spl sigma//sub /spl tau///sup 4/ terms are not reduced by the number of samples and do not benefit by an increase in sampling frequency. The /spl sigma//sub /spl tau///sup 4/ terms dominate when the combination of jitter, digital IF,and waveform bandwidths are too large. Clutter cancellation performance as it depends upon timing jitter is evaluated numerically for a variety of parameter values and checked by simulation. The results show that good clutter cancellation performance can be achieved with a digital waveform generator provided that the timing jitter is low enough for the digital IF and waveform bandwidth used.
Starting Page	428
Ending Page	434
File Size	521371
Page Count	7
File Format	PDF
ISBN	0780357760
DOI	10.1109/RADAR.2000.851872
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-05-12
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Signal generators Bandwidth Timing jitter Frequency Equations Sampling methods Digital-analog conversion Circuits Pulse compression methods Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Sampling clock jitter estimation and compensation in ADC circuits

Error vector magnitude of OFDM signals caused by sampling clock jitter

State-space analysis of clock jitter in continuous-time oversampling data converters

A DLL clock generator for a high speed A/D-converter with 1 ps jitter and skew calibrator with 1 ps accuracy in 0.35 /spl mu/m CMOS

Correction of clock jitter in analog-digital equipment of telecommunication system

Jitter requirements of the sampling clock in software radio receivers

Effect of jitter on asynchronous sampling with finite number of samples

A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider

A Novel Sampling Scheme for Efficient Analog to Digital Conversion

Clutter cancellation achievable with a digital waveform generator subjected to clock timing jitter

Similar Documents

Sampling clock jitter estimation and compensation in ADC circuits

Error vector magnitude of OFDM signals caused by sampling clock jitter

State-space analysis of clock jitter in continuous-time oversampling data converters

A DLL clock generator for a high speed A/D-converter with 1 ps jitter and skew calibrator with 1 ps accuracy in 0.35 /spl mu/m CMOS

Correction of clock jitter in analog-digital equipment of telecommunication system

Jitter requirements of the sampling clock in software radio receivers

Effect of jitter on asynchronous sampling with finite number of samples

A Low Phase Noise Dll Clock Generator with a Programmable Dynamic Frequency Divider

A Novel Sampling Scheme for Efficient Analog to Digital Conversion

Clutter cancellation achievable with a digital waveform generator subjected to clock timing jitter