NDLI: Avalanche instability in oxide charge balanced power MOSFETs

Content Provider	IEEE Xplore Digital Library
Author	Yedinak, J. Stokes, R. Probst, D. Kim, S. Challa, A. Sapp, S.
Copyright Year	2011
Description	Author affiliation: San Jose, California, USA (Sapp, S.) \|\| Salt Lake City, Utah, USA (Probst, D.; Kim, S.; Challa, A.) \|\| Fairchild Semiconductor Corporation, Wilkes Barre, PA, USA (Yedinak, J.; Stokes, R.)
Abstract	Power MOSFET designs have been moving to higher performance particularly in the medium voltage area. (60V to 300V) New designs require lower specific on-resistance (R) thus forcing designers to push the envelope of increasing the electric field stress on the shielding oxide, reducing the cell pitch, and increasing the epitaxial (epi) drift doping to reduce on resistance. In doing so, time dependant avalanche instabilities have become a concern for oxide charge balanced power MOSFETs. Avalanche instabilities can initiate in the active cell and/or the termination structures. These instabilities cause the avalanche breakdown to increase and/or decrease with increasing time in avalanche. They become a reliability risk when the drain to source breakdown voltage (BV) degrades below the operating voltage of the application circuit. This paper will explain a mechanism for these avalanche instabilities and propose an optimum design for the charge balance region. TCAD simulation was employed to give insight to the mechanism. Finally, measured data will be presented to substantiate the theory.
Starting Page	156
Ending Page	159
File Size	665681
Page Count	4
File Format	PDF
ISBN	9781424484256
ISSN	19460201
e-ISBN	9781424484249
DOI	10.1109/ISPSD.2011.5890814
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-05-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Doping Logic gates MOSFETs Charge measurement Electric fields Electrodes Silicon
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Ultralow specific on-resistance trench lateral power MOSFETs

Temperature dependence of avalanche multiplication in spiked electric fields

Application of reliability test standards to SiC Power MOSFETs

Process & design impact on BV stability of a shielded gate trench power MOSFET

Slanted Oxide-Bypassed Superjunction Power MOSFETs

Rediscovery of single-event gate rupture mechanism in power MOSFETs

High voltage SOI VLD PMOS with charge-balanced surface super junction layer

A lateral power MOSFET with the extended trench gate in substrate

Silicon Carbide devices open a new era of power electronics

Avalanche instability in oxide charge balanced power MOSFETs

Similar Documents

Ultralow specific on-resistance trench lateral power MOSFETs

Temperature dependence of avalanche multiplication in spiked electric fields

Application of reliability test standards to SiC Power MOSFETs

Process & design impact on BV stability of a shielded gate trench power MOSFET

Slanted Oxide-Bypassed Superjunction Power MOSFETs

Rediscovery of single-event gate rupture mechanism in power MOSFETs

High voltage SOI VLD PMOS with charge-balanced surface super junction layer

A lateral power MOSFET with the extended trench gate in substrate

Silicon Carbide devices open a new era of power electronics

Avalanche instability in oxide charge balanced power MOSFETs